Datasheet Texas Instruments ADS5500 — Даташит
| Производитель | Texas Instruments |
| Серия | ADS5500 |
14-битный аналого-цифровой преобразователь (АЦП) с быстродействием 125 MSPS
Datasheets
14-Bit, 125MSPS Analog-to-Digital Converter datasheet
PDF, 1.8 Мб, Версия: F, Файл опубликован: 8 фев 2007
Выписка из документа
Цены
 Купить ADS5500 на РадиоЛоцман.Цены — от 6 136 до 38 904 ₽27 предложений от 21 поставщиков Аналого-цифровые преобразователи (АЦП) EP 14B 125Msps ADC | |||
| ADS5500MPAPREP Texas Instruments | 6 136 ₽ | ||
| ADS5500IPAPR Texas Instruments | от 6 559 ₽ | ||
| ADS5500MPAPEP Texas Instruments | 38 904 ₽ | ||
| ADS5500 Texas Instruments | по запросу | ||
Статус
| ADS5500IPAP | ADS5500IPAPR | |
|---|---|---|
| Статус продукта | В производстве | В производстве |
| Доступность образцов у производителя | Да | Нет |
Корпус / Упаковка / Маркировка
| ADS5500IPAP | ADS5500IPAPR | |
|---|---|---|
| N | 1 | 2 |
| Pin | 64 | 64 |
| Package Type | PAP | PAP |
| Industry STD Term | HTQFP | HTQFP |
| JEDEC Code | S-PQFP-G | S-PQFP-G |
| Package QTY | 160 | 1000 |
| Carrier | JEDEC TRAY (10+1) | LARGE T&R |
| Маркировка | ADS5500I | ADS5500I |
| Width (мм) | 10 | 10 |
| Length (мм) | 10 | 10 |
| Thickness (мм) | 1 | 1 |
| Pitch (мм) | .5 | .5 |
| Max Height (мм) | 1.2 | 1.2 |
| Mechanical Data | Скачать | Скачать |
Параметры
| Parameters / Models | ADS5500IPAP | ADS5500IPAPR |
|---|---|---|
| # Input Channels | 1 | 1 |
| Analog Input BW, МГц | 750 | 750 |
| Архитектура | Pipeline | Pipeline |
| DNL(Max), +/-LSB | 0.75 | 0.75 |
| DNL(Typ), +/-LSB | 0.75 | 0.75 |
| ENOB, Bits | 11.3 | 11.3 |
| INL(Max), +/-LSB | 2.5 | 2.5 |
| INL(Typ), +/-LSB | 2.5 | 2.5 |
| Input Buffer | No | No |
| Input Range, Vp-p | 2.3 | 2.3 |
| Interface | Parallel CMOS | Parallel CMOS |
| Рабочий диапазон температур, C | от -40 до 85 | от -40 до 85 |
| Package Group | HTQFP | HTQFP |
| Package Size: mm2:W x L, PKG | 64HTQFP: 144 mm2: 12 x 12(HTQFP) | 64HTQFP: 144 mm2: 12 x 12(HTQFP) |
| Power Consumption(Typ), mW | 780 | 780 |
| Rating | Catalog | Catalog |
| Reference Mode | Int | Int |
| Разрешение, Bits | 14 | 14 |
| SFDR, дБ | 83 | 83 |
| SINAD, дБ | 71.6 | 71.6 |
| SNR, дБ | 72.3 | 72.3 |
| Sample Rate(Max), MSPS | 125 | 125 |
Экологический статус
| ADS5500IPAP | ADS5500IPAPR | |
|---|---|---|
| RoHS | Совместим | Совместим |
Application Notes
- 14-Bit, 125-MSPS ADS5500 EvaluationPDF, 738 Кб, Файл опубликован: 18 янв 2005
- Implementing a CDC7005 Low Jitter Clock Solution for HIgh Speed High IF ADC DevPDF, 627 Кб, Файл опубликован: 25 июн 2004
Texas Instruments has introduced a family of devices suited to meet the demand for high-speed, high-IF sampling ADC devices like the ADS5500 ADC, capable of sampling at 125 MSPS. To realize the full potential of these high performance devices, it is imperative to provide an extremely low phase noise clock source. The CDC7005 clock distribution chip offers a real-world clocking solution to meet the - Clocking High-Speed Data ConvertersPDF, 310 Кб, Файл опубликован: 18 янв 2005
- Low-power, high-intercept interface to the ADS5424, 105-MSPS converterPDF, 478 Кб, Файл опубликован: 10 окт 2005
- ADS5500, OPA695: PC Board Layout for Low Distortion High-Speed ADC DriversPDF, 273 Кб, Файл опубликован: 22 апр 2004
Once an analog-to-digital converter (ADC) and a driver/interface have been selected for a given application, the next step to achieving excellent performance is laying out the printed circuit board (PCB) that will support the application. This application report describes several techniques for optimizing a high-speed, 14-bit performance, differential driver PCB layout using a wideband operation - Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Мб, Версия: A, Файл опубликован: 22 май 2015
- Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Мб, Версия: A, Файл опубликован: 19 июл 2013
- Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Кб, Файл опубликован: 28 апр 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs. - Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)PDF, 327 Кб, Версия: A, Файл опубликован: 10 сен 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Мб, Файл опубликован: 2 июн 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Кб, Файл опубликован: 8 июн 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers - A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Кб, Версия: B, Файл опубликован: 9 окт 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Кб, Версия: A, Файл опубликован: 18 май 2015
- Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Кб, Версия: A, Файл опубликован: 16 апр 2015
Модельный ряд
Серия: ADS5500 (2)
Классификация производителя
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)
