Муфты электромонтажные от производителя Fucon

Datasheet Texas Instruments ADS821 — Даташит

ПроизводительTexas Instruments
СерияADS821
Datasheet Texas Instruments ADS821

10-Bit, 40-MSPS Analog-to-Digital Converter (ADC)

Datasheets

10-Bit, 40MHz Sampling Analog-To-Digital Converter datasheet
PDF, 388 Кб, Версия: B, Файл опубликован: 14 фев 2005
Выписка из документа

Цены

20 предложений от 20 поставщиков
Аналого-цифровые преобразователи (АЦП) 10-Bit 40 MSPS SE/ Diff Input
ChipWorker
Весь мир
ADS821U-1
Texas Instruments
883 ₽
AiPCBA
Весь мир
ADS821U-1
Texas Instruments
883 ₽
Akcel
Весь мир
ADS821UG4
Texas Instruments
по запросу
ADS821V
по запросу
Сравнительное тестирование аккумуляторов EVE Energy и Samsung типоразмера 18650

Статус

ADS821EADS821E/1KADS821U
Статус продуктаСнят с производстваСнят с производстваВ производстве
Доступность образцов у производителяНетНетНет

Корпус / Упаковка / Маркировка

ADS821EADS821E/1KADS821U
N123
Pin282828
Package TypeDBDBDW
Industry STD TermSSOPSSOPSOIC
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-G
Width (мм)5.35.37.5
Length (мм)10.210.217.9
Thickness (мм)1.951.952.35
Pitch (мм).65.651.27
Max Height (мм)222.65
Mechanical DataСкачатьСкачатьСкачать
Package QTY20
CarrierTUBE
МаркировкаADS821U

Параметры

Parameters / ModelsADS821E
ADS821E
ADS821E/1K
ADS821E/1K
ADS821U
ADS821U
# Input Channels111
Analog Input BW, МГц65
Analog Input BW(MHz)6565
Approx. Price (US$)19.91 | 1ku19.91 | 1ku
АрхитектураPipelinePipelinePipeline
DNL(Max), +/-LSB1
DNL(Max)(+/-LSB)11
DNL(Typ), +/-LSB0.5
ENOB, Bits9.3
ENOB(Bits)9.39.3
INL(Max), +/-LSB2
INL(Max)(+/-LSB)22
INL(Typ), +/-LSB0.5
Input BufferNoNoNo
Input Range, Vp-p2V (p-p)2V (p-p)2
InterfaceParallel CMOSParallel CMOSParallel CMOS
Рабочий диапазон температур, Cот -40 до 85
Operating Temperature Range(C)-40 to 85-40 to 85
Package GroupSOICSOICSOIC
Package Size: mm2:W x L, PKG28SOIC: 184 mm2: 10.3 x 17.9(SOIC)
Package Size: mm2:W x L (PKG)28SOIC: 184 mm2: 10.3 x 17.9(SOIC)28SOIC: 184 mm2: 10.3 x 17.9(SOIC)
Power Consumption(Typ), mW390
Power Consumption(Typ)(mW)390390
RatingCatalogCatalogCatalog
Reference ModeExt
Int
Ext
Int
Ext,Int
Разрешение, Bits10
Resolution(Bits)1010
SFDR, дБ62
SFDR(dB)6262
SINAD, дБ58
SINAD(dB)5858
SNR, дБ58
SNR(dB)5858
Sample Rate(Max), MSPS40
Sample Rate(Max)(MSPS)4040

Экологический статус

ADS821EADS821E/1KADS821U
RoHSНе совместимНе совместимСовместим
Бессвинцовая технология (Pb Free)НетНет

Application Notes

  • ADS82x ADC with non-uniform sampling clock
    PDF, 234 Кб, Файл опубликован: 28 фев 2005
  • CDCE62005 as Clock Solution for High-Speed ADCs
    PDF, 805 Кб, Файл опубликован: 4 сен 2008
    TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
  • Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
    PDF, 376 Кб, Файл опубликован: 28 апр 2009
    This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
  • Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
    PDF, 327 Кб, Версия: A, Файл опубликован: 10 сен 2010
    This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Мб, Файл опубликован: 2 июн 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Кб, Файл опубликован: 8 июн 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
  • Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
    PDF, 69 Кб, Версия: A, Файл опубликован: 18 май 2015
  • A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
    PDF, 425 Кб, Версия: B, Файл опубликован: 9 окт 2011
    This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
  • Principles of Data Acquisition and Conversion (Rev. A)
    PDF, 132 Кб, Версия: A, Файл опубликован: 16 апр 2015
  • Interleaving Analog-to-Digital Converters
    PDF, 64 Кб, Файл опубликован: 2 окт 2000
    It is tempting when pushing the limits of analog-to-digital conversion to consider interleaving two or more converters to increase the sample rate. However, such designs must take into consideration several possible sources of error.
  • What Designers Should Know About Data Converter Drift
    PDF, 95 Кб, Файл опубликован: 2 окт 2000
    Exactly how inaccurate will a change in temperature make an analog-to-digital or digital-to-analog converter? As designers are well aware, a 12-bit device may provide a much lower accuracy at its operating-temperature extremes, perhaps only to 9 or even 8 bits. But for lack of more precise knowledge, many play it safe (and expensive) and overspecify.

Модельный ряд

Серия: ADS821 (3)

Классификация производителя

  • Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)

На английском языке: Datasheet Texas Instruments ADS821

Электронные компоненты. Бесплатная доставка по России