Datasheet Texas Instruments SN74LVTH273 — Даташит

Производитель	Texas Instruments
Серия	SN74LVTH273

Datasheets

Цены

Купить SN74LVTH273 на РадиоЛоцман.Цены — от 7.76 до 65 ₽ 29 предложений от 22 поставщиков Flip Flop D-Type Bus Interface Pos-Edge 1Element 20Pin SOIC T/R
Стандарт СИЗ Россия	SN74LVTH273PWR Texas Instruments	7.76 ₽	Купить
Akcel Весь мир	SN74LVTH273NSR Texas Instruments	от 8.74 ₽	Купить
T-electron Россия и страны СНГ	SN74LVTH273PWR Texas Instruments	29 ₽	Купить
TradeElectronics Россия	SN74LVTH273PWLET&R Texas Instruments	по запросу	Купить

Статус

Корпус / Упаковка / Маркировка

Параметры

Parameters / Models	SN74LVTH273DBLE	SN74LVTH273DBR	SN74LVTH273DBRE4	SN74LVTH273DW	SN74LVTH273DWG4	SN74LVTH273DWR	SN74LVTH273DWRE4	SN74LVTH273DWRG4	SN74LVTH273NSR	SN74LVTH273PW	SN74LVTH273PWE4	SN74LVTH273PWG4	SN74LVTH273PWLE	SN74LVTH273PWR	SN74LVTH273PWRE4	SN74LVTH273PWRG4
3-State Output	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No
Approx. Price (US$)	0.26 | 1ku												0.26 | 1ku
Bits		8	8	8	8	8	8	8	8	8	8	8		8	8	8
Bits(#)	8												8
F @ Nom Voltage(Max), Mhz		160	160	160	160	160	160	160	160	160	160	160		160	160	160
F @ Nom Voltage(Max)(Mhz)	160												160
ICC @ Nom Voltage(Max), мА		5	5	5	5	5	5	5	5	5	5	5		5	5	5
ICC @ Nom Voltage(Max)(mA)	5												5
Тип входа	TTL												TTL
Рабочий диапазон температур, C		от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85	от -40 до 85		от -40 до 85	от -40 до 85	от -40 до 85
Operating Temperature Range(C)	-40 to 85												-40 to 85
Output Drive (IOL/IOH)(Max), мА		64/-32	64/-32	64/-32	64/-32	64/-32	64/-32	64/-32	64/-32	64/-32	64/-32	64/-32		64/-32	64/-32	64/-32
Output Drive (IOL/IOH)(Max)(mA)	64/-32												64/-32
Тип выхода	TTL												TTL
Package Group	SSOP	SSOP	SSOP	SOIC	SOIC	SOIC	SOIC	SOIC	SO	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG		20SSOP: 56 mm2: 7.8 x 7.2(SSOP)	20SSOP: 56 mm2: 7.8 x 7.2(SSOP)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SO: 98 mm2: 7.8 x 12.6(SO)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)		20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Package Size: mm2:W x L (PKG)	20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)												20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No	No
Technology Family	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT	LVT
VCC(Max), В		3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6	3.6		3.6	3.6	3.6
VCC(Max)(V)	3.6												3.6
VCC(Min), В		2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7		2.7	2.7	2.7
VCC(Min)(V)	2.7												2.7
Voltage(Nom), В		3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3		3.3	3.3	3.3
Voltage(Nom)(V)	3.3												3.3
tpd @ Nom Voltage(Max), нс		4.9	4.9	4.9	4.9	4.9	4.9	4.9	4.9	4.9	4.9	4.9		4.9	4.9	4.9
tpd @ Nom Voltage(Max)(ns)	4.9												4.9

Экологический статус

Application Notes

• Скачать
  LVT Family Characteristics (Rev. A)
  PDF, 98 Кб, Версия: A, Файл опубликован: 1 мар 1998
  To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
• Скачать
  LVT-to-LVTH Conversion
  PDF, 84 Кб, Файл опубликован: 8 дек 1998
  Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
• Скачать
  Bus-Hold Circuit
  PDF, 418 Кб, Файл опубликован: 5 фев 2001
  When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

Модельный ряд

Классификация производителя

• Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop