Datasheet Texas Instruments ADS5413IPHP — Даташит
| Производитель | Texas Instruments |
| Серия | ADS5413 |
| Модель | ADS5413IPHP |
12-битный аналого-цифровой преобразователь (АЦП), 65 MSPS, 1,0 ГГц, входная полоса пропускания 48-HTQFP от -40 до 85
Datasheets
ADS5413: 12-bit, 65 MSPS CommsADC Analog-to-Digital Converter datasheet
PDF, 466 Кб, Файл опубликован: 16 дек 2003
Выписка из документа
Статус
| Статус продукта | В производстве (Рекомендуется для новых разработок) |
| Доступность образцов у производителя | Нет |
Корпус / Упаковка / Маркировка
| Pin | 48 |
| Package Type | PHP |
| Industry STD Term | HTQFP |
| JEDEC Code | S-PQFP-G |
| Package QTY | 250 |
| Carrier | JEDEC TRAY (10+1) |
| Маркировка | AZ5413 |
| Width (мм) | 7 |
| Length (мм) | 7 |
| Thickness (мм) | 1 |
| Pitch (мм) | .5 |
| Max Height (мм) | 1.2 |
| Mechanical Data | Скачать |
Параметры
| # Input Channels | 1 |
| Analog Input BW | 1000 МГц |
| Архитектура | Pipeline |
| DNL(Max) | 0.5 +/-LSB |
| DNL(Typ) | 0.5 +/-LSB |
| ENOB | 11.3 Bits |
| INL(Max) | 1 +/-LSB |
| INL(Typ) | 1 +/-LSB |
| Input Buffer | No |
| Input Range | 2.25 Vp-p |
| Interface | Parallel LVDS |
| Рабочий диапазон температур | от -40 до 85 C |
| Package Group | HTQFP |
| Package Size: mm2:W x L | 48HTQFP: 81 mm2: 9 x 9(HTQFP) PKG |
| Power Consumption(Typ) | 400 mW |
| Rating | Catalog |
| Reference Mode | Ext,Int |
| Разрешение | 12 Bits |
| SFDR | 79 дБ |
| SINAD | 67.8 дБ |
| SNR | 68.5 дБ |
| Sample Rate(Max) | 65 MSPS |
Экологический статус
| RoHS | Совместим |
Комплекты разработчика и оценочные наборы
- Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Статус продукта: В производстве (Рекомендуется для новых разработок)
Application Notes
- How to Calculate the Period Jitter from the SSCR for High-Speed ADCsPDF, 218 Кб, Файл опубликован: 17 дек 2003
This document introduces a general formula to translate the phase noise of a clock source, rated via the Single Sideband to Carrier Ratio, to the cycle-to-cycle jitter of the oscillation period. The link allows to seamlessly aggregate the external clock source phase noise, usually given in dBc/Hz, to the phase stability figure of the on-chip clock synchronization circuitry, usually rated in ps-RMS - Standard Procedure Direct Measurement Sub-picosecond RMS Jitter High-Speed ADCPDF, 1.0 Мб, Файл опубликован: 30 июн 2004
- High-Speed Analog-to-Digital Converter BasicsPDF, 1.1 Мб, Файл опубликован: 11 янв 2012
The goal of this document is to introduce a wide range of theories and topics that are relevant tohigh-speed analog-to-digital converters (ADC). This document provides details on sampling theorydata-sheet specifications ADC selection criteria and evaluation methods clock jitter and other commonsystem-level concerns. In addition some end-users will want to extend the performance capabil - Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)PDF, 1.2 Мб, Версия: A, Файл опубликован: 19 июл 2013
- Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)PDF, 2.0 Мб, Версия: A, Файл опубликован: 22 май 2015
- Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Кб, Файл опубликован: 28 апр 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs. - Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)PDF, 327 Кб, Версия: A, Файл опубликован: 10 сен 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Мб, Файл опубликован: 2 июн 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Кб, Файл опубликован: 8 июн 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Кб, Версия: A, Файл опубликован: 16 апр 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Кб, Версия: B, Файл опубликован: 9 окт 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Кб, Версия: A, Файл опубликован: 18 май 2015
Модельный ряд
Серия: ADS5413 (1)
- ADS5413IPHP
Классификация производителя
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)
