Datasheet Texas Instruments ADS800U/1K — Даташит
| Производитель | Texas Instruments |
| Серия | ADS800 |
| Модель | ADS800U/1K |
12-битный АЦП SE/Diff, 40 MSPS. Внутренние ссылки, контакты совместимы с ADS801/2 28-SOIC от -40 до 85
Datasheets
12-Bit, 40MHz Sampling Analog-To-Digital Converter datasheet
PDF, 914 Кб, Версия: B, Файл опубликован: 14 фев 2005
Выписка из документа
Цены
 Купить ADS800U/1K на РадиоЛоцман.Цены — от 1 655 до 345 450 ₽19 предложений от 16 поставщиков Микросхема Преобразователь AD, 12Bit, 40MSPS ADC SE/Diff inputs. Internal eferences, pin compatible to ADS801/2 28-SOIC -40℃ to 85℃ | |||
| ADS800U/1K Texas Instruments | 1 655 ₽ | ||
| ADS800U/1K Texas Instruments | от 11 064 ₽ | ||
| ADS800U1K | 345 450 ₽ | ||
| ADS800U/1K Texas Instruments | по запросу | ||
Статус
| Статус продукта | В производстве (Рекомендуется для новых разработок) |
| Доступность образцов у производителя | Нет |
Корпус / Упаковка / Маркировка
| Pin | 28 |
| Package Type | DW |
| Industry STD Term | SOIC |
| JEDEC Code | R-PDSO-G |
| Package QTY | 1000 |
| Carrier | LARGE T&R |
| Маркировка | ADS800U |
| Width (мм) | 7.5 |
| Length (мм) | 17.9 |
| Thickness (мм) | 2.35 |
| Pitch (мм) | 1.27 |
| Max Height (мм) | 2.65 |
| Mechanical Data | Скачать |
Параметры
| # Input Channels | 1 |
| Analog Input BW | 65 МГц |
| Архитектура | Pipeline |
| DNL(Max) | 0.5 +/-LSB |
| DNL(Typ) | 0.5 +/-LSB |
| ENOB | 10 Bits |
| INL(Max) | 1.9 +/-LSB |
| INL(Typ) | 1.9 +/-LSB |
| Input Buffer | No |
| Input Range | 2 Vp-p |
| Interface | Parallel CMOS |
| Рабочий диапазон температур | от -40 до 85 C |
| Package Group | SOIC |
| Package Size: mm2:W x L | 28SOIC: 184 mm2: 10.3 x 17.9(SOIC) PKG |
| Power Consumption(Typ) | 390 mW |
| Rating | Catalog |
| Reference Mode | Ext,Int |
| Разрешение | 12 Bits |
| SFDR | 61 дБ |
| SINAD | 64 дБ |
| SNR | 62 дБ |
| Sample Rate(Max) | 40 MSPS |
Экологический статус
| RoHS | Совместим |
Комплекты разработчика и оценочные наборы
- Evaluation Modules & Boards: TSW2200EVM
TSW2200 Low-Cost Portable Power Supply Evaluation Module
Статус продукта: В производстве (Рекомендуется для новых разработок)
Application Notes
- Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)PDF, 69 Кб, Версия: A, Файл опубликован: 18 май 2015
- A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)PDF, 425 Кб, Версия: B, Файл опубликован: 9 окт 2011
This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference. - Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)PDF, 327 Кб, Версия: A, Файл опубликован: 10 сен 2010
This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir - CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital ConvertersPDF, 424 Кб, Файл опубликован: 8 июн 2008
Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers - Phase Noise Performance and Jitter Cleaning Ability of CDCE72010PDF, 2.3 Мб, Файл опубликован: 2 июн 2008
This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig - Principles of Data Acquisition and Conversion (Rev. A)PDF, 132 Кб, Версия: A, Файл опубликован: 16 апр 2015
- CDCE62005 as Clock Solution for High-Speed ADCsPDF, 805 Кб, Файл опубликован: 4 сен 2008
TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements - Smart Selection of ADC/DAC Enables Better Design of Software-Defined RadioPDF, 376 Кб, Файл опубликован: 28 апр 2009
This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
Модельный ряд
Серия: ADS800 (4)
- ADS800E ADS800E/1K ADS800U ADS800U/1K
Классификация производителя
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)
