Datasheet Texas Instruments ADS41B29 — Даташит

Производитель	Texas Instruments
Серия	ADS41B29

Datasheets

Цены

Купить ADS41B29 на РадиоЛоцман.Цены — от 1 257 до 489 671 ₽ 22 предложений от 18 поставщиков Аналого-цифровые преобразователи (АЦП) 12B 250MSPS Buffered Low Power ADC
Akcel Весь мир	ADS41B29IRGZR Texas Instruments	от 1 257 ₽	Купить
EIS Components Весь мир	ADS41B29IRGZR Texas Instruments	3 028 ₽	Купить
ТМ Электроникс Россия	ADS41B29IRGZR Texas Instruments	от 11 602 ₽	Купить
Augswan Весь мир	ADS41B29EVM Texas Instruments	по запросу	Купить

Статус

Корпус / Упаковка / Маркировка

Параметры

Parameters / Models	ADS41B29IRGZR	ADS41B29IRGZT
# Input Channels	1	1
Analog Input BW, МГц	800	800
Архитектура	Pipeline	Pipeline
DNL(Typ), +/-LSB	1.5	1.5
ENOB, Bits	11.07	11.07
INL(Max), +/-LSB	3.5	3.5
INL(Typ), +/-LSB	1.5	1.5
Input Buffer	Yes	Yes
Input Range, Vp-p	1.5	1.5
Interface	DDR LVDS,Parallel CMOS	DDR LVDS,Parallel CMOS
Рабочий диапазон температур, C	от -40 до 85	от -40 до 85
Package Group	VQFN	VQFN
Package Size: mm2:W x L, PKG	48VQFN: 49 mm2: 7 x 7(VQFN)	48VQFN: 49 mm2: 7 x 7(VQFN)
Power Consumption(Typ), mW	350	350
Rating	Catalog	Catalog
Reference Mode	Int	Int
Разрешение, Bits	12	12
SFDR, дБ	89	89
SINAD, дБ	68.3	68.3
SNR, дБ	69.2	69.2
Sample Rate(Max), MSPS	250	250

Экологический статус

Application Notes

• Скачать
  Power Supply Design for the ADS41xx (Rev. A)
  PDF, 401 Кб, Версия: A, Файл опубликован: 29 дек 2011
  System designers traditionally power the high-speed data converter in their systems from a low-noise, low-dropout linear regulator (LDO) in order to achieve the performance described in the analog-to-digital converter (ADC) data sheet. However, LDOs inherently are not very power efficient. Switching regulators, on the other hand, offer good power efficiency but typically come with higher output no
• Скачать
  High-Speed Analog-to-Digital Converter Basics
  PDF, 1.1 Мб, Файл опубликован: 11 янв 2012
  The goal of this document is to introduce a wide range of theories and topics that are relevant tohigh-speed analog-to-digital converters (ADC). This document provides details on sampling theorydata-sheet specifications ADC selection criteria and evaluation methods clock jitter and other commonsystem-level concerns. In addition some end-users will want to extend the performance capabil
• Скачать
  Band-Pass Filter Design Techniques for High-Speed ADCs
  PDF, 733 Кб, Файл опубликован: 27 фев 2012
  Several well-known methods exist for designing passive inductor-capacitor (LC) filters with resistive load terminations. However, when LC filters are used to drive the analog input pins of a high-speed analog-to-digital converter (ADC), special consideration must be given to the ADC input impedance. Not accounting for the ADC input impedance often results in a filter design that does not meet the
• Скачать
  QFN Layout Guidelines
  PDF, 1.3 Мб, Файл опубликован: 28 июл 2006
  Board layout and stencil information for most Texas Instruments Quad Flat No-Lead (QFN) devices is provided in their data sheets. This document helps printed-circuit board designers understand and better use this information for optimal designs.
• Скачать
  CDCE62005 as Clock Solution for High-Speed ADCs
  PDF, 805 Кб, Файл опубликован: 4 сен 2008
  TI has introduced a family of devices well-suited to meet the demands for high-speed ADC devices such as the ADS5527 which is capable of sampling up to 210 MSPS. To realize the full potential of these high-performance products it is imperative to provide a low phase noise clock source. The CDCE62005 clock synthesizer chip offers a real-world clocking solution to meet these stringent requirements
• Скачать
  Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
  PDF, 1.2 Мб, Версия: A, Файл опубликован: 19 июл 2013
• Скачать
  Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
  PDF, 2.0 Мб, Версия: A, Файл опубликован: 22 май 2015
• Скачать
  Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
  PDF, 2.3 Мб, Файл опубликован: 2 июн 2008
  This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
• Скачать
  CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
  PDF, 424 Кб, Файл опубликован: 8 июн 2008
  Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
• Скачать
  Principles of Data Acquisition and Conversion (Rev. A)
  PDF, 132 Кб, Версия: A, Файл опубликован: 16 апр 2015
• Скачать
  A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
  PDF, 425 Кб, Версия: B, Файл опубликован: 9 окт 2011
  This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
• Скачать
  Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
  PDF, 69 Кб, Версия: A, Файл опубликован: 18 май 2015

Модельный ряд

Классификация производителя

• Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)