Datasheet Texas Instruments DP83867CR — Даташит

Производитель	Texas Instruments
Серия	DP83867CR

Datasheets

Цены

Купить DP83867CRRGZR на РадиоЛоцман.Цены — от 107 до 4 650 ₽ 23 предложений от 13 поставщиков Чип интерфейса, PHY 10Mbps/100Mbps/1Gbps 1.8V/2.5V/3.3V 48Pin VQFN EP T/R
727GS Весь мир	DP83867CRRGZR Texas Instruments	от 114 ₽	Купить
T-electron Россия и страны СНГ	DP83867CRRGZR Texas Instruments	264 ₽	Купить
ЭИК Россия	DP83867CRRGZR Texas Instruments	от 648 ₽	Купить
ЗУМ-СМД Россия	DP83867CRRGZR Texas Instruments	по запросу	Купить

Статус

Корпус / Упаковка / Маркировка

Параметры

Parameters / Models	DP83867CRRGZR	DP83867CRRGZT
Cable Length, m	130	130
Datarate, Mbps	10/100/1000	10/100/1000
Function	PHY	PHY
Interface	RGMII	RGMII
JTAG1149.1	Yes	Yes
Рабочий диапазон температур, C	от 0 до 70	от 0 до 70
Package Group	VQFN	VQFN
Package Size: mm2:W x L, PKG	48VQFN: 49 mm2: 7 x 7(VQFN)	48VQFN: 49 mm2: 7 x 7(VQFN)
Port Count	Single	Single
Rating	Catalog	Catalog
Special Features	Cable Diagnostics,IEEE 1588 SOF	Cable Diagnostics,IEEE 1588 SOF
Напряжение питания, Volt	1,2.5	1,2.5

Экологический статус

Application Notes

• Скачать
  Importance of Latency in Factory Automation
  PDF, 196 Кб, Файл опубликован: 25 окт 2015
  Latency is a critical parameter in Ethernet networks developed for Factory Automation applications. Latency is not a defined value for Ethernet as specified by the IEEE 802.3 standard. Nor is Ethernet inherently synchronous or repeatable. This disconnect between the inherent characteristics of Ethernet and the needs of Factory Automation applications must be bridged though care
• Скачать
  RGMII Interface Timing Budgets
  PDF, 185 Кб, Файл опубликован: 28 окт 2015
  RGMII Interface Timing Budgets is intended to serve as a guideline for developing a timing budget when using the RGMII v1.3 and v2.0 standard with a Gigabit PHY transceiver like the DP83867.
• Скачать
  DP83867 Troubleshooting Guide (Rev. A)
  PDF, 700 Кб, Версия: A, Файл опубликован: 6 апр 2016
  A 10/100/1000 Ethernet Physical Layer device has multiple connections and many possible configurationoptions. While the DP83867 is designed with a priority on ease of use, there are many factors to considerduring initial board bring up. This application note provides guidance on the key criteria to verify in order toexpedite initial validation of DP83867 applications.
• Скачать
  DP83867E/IS/CS/IR/CR RGZ Power Consumption Data
  PDF, 92 Кб, Файл опубликован: 7 окт 2015
  Power consumption on an Ethernet PHY is affected by different operating conditions. System design around Ethernet products requires accurate power consumption numbers for component selection, thermal management and power distribution planning. This application report details power consumption of DP83867 in different conditions.
• Скачать
  How to Configure DP83867 Start of Frame
  PDF, 78 Кб, Файл опубликован: 27 окт 2015
  The DP83867 can detect a Start of Frame Delimiter (SFD) for transmit and receive packets and output a pulse via a GPIO that can be used to assess the latency of the link between the DP83867 and a timestamp capable partner. For real-time systems and systems implementing the IEEE 1588 Precision Time Protocol (PTP) to timestamp packets for synchronizing devices across the network,
• Скачать
  How to Configure DP838XX for Ethernet Compliance and Loopback Testing (Rev. A)
  PDF, 820 Кб, Версия: A, Файл опубликован: 31 янв 2017
  This application report covers how to setup and configure the DP838xx PHY (using the customer EVM) forEthernet Physical Layer Compliance (IEEE 802.3) testing as the device under test (DUT). This applicationnote primarily uses DP83867 as an example, but any DP838xx can use these procedures for compliancetesting.Refer to DP83822 IEEE 802.3u Compliance and Debug (SNLA266) for a DP83822 specif

Модельный ряд

Классификация производителя

• Semiconductors> Interface> Ethernet