Datasheet Texas Instruments SN74ALVCH16823 — Даташит
| Производитель | Texas Instruments |
| Серия | SN74ALVCH16823 |
18-Bit Bus-Interface Flip-Flop With 3-State Outputs
Datasheets
SN74ALVCH16823 datasheet
PDF, 836 Кб, Версия: F, Файл опубликован: 31 мар 2005
Выписка из документа
Цены
 Купить SN74ALVCH16823 на РадиоЛоцман.Цены — от 29 до 330 ₽25 предложений от 20 поставщиков Flip Flop D-Type Bus Interface Pos-Edge 3-ST 2Element 56Pin SSOP Tube | |||
| SN74ALVCH16823DGVR Texas Instruments | от 29 ₽ | ||
| SN74ALVCH16823DGG Texas Instruments | 79 ₽ | ||
| SN74ALVCH16823DL Texas Instruments | 125 ₽ | ||
| SN74ALVCH16823DLR Texas Instruments | по запросу | ||
Статус
| SN74ALVCH16823DGGR | SN74ALVCH16823DGVR | SN74ALVCH16823DL | SN74ALVCH16823DLR | |
|---|---|---|---|---|
| Статус продукта | В производстве | В производстве | В производстве | В производстве |
| Доступность образцов у производителя | Нет | Нет | Нет | Нет |
Корпус / Упаковка / Маркировка
| SN74ALVCH16823DGGR | SN74ALVCH16823DGVR | SN74ALVCH16823DL | SN74ALVCH16823DLR | |
|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 |
| Pin | 56 | 56 | 56 | 56 |
| Package Type | DGG | DGV | DL | DL |
| Industry STD Term | TSSOP | TVSOP | SSOP | SSOP |
| JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 2000 | 2000 | 20 | 1000 |
| Carrier | LARGE T&R | LARGE T&R | TUBE | LARGE T&R |
| Маркировка | ALVCH16823 | VH823 | ALVCH16823 | ALVCH16823 |
| Width (мм) | 6.1 | 4.4 | 7.49 | 7.49 |
| Length (мм) | 14 | 11.3 | 18.41 | 18.41 |
| Thickness (мм) | 1.15 | 1.05 | 2.59 | 2.59 |
| Pitch (мм) | .5 | .4 | .635 | .635 |
| Max Height (мм) | 1.2 | 1.2 | 2.79 | 2.79 |
| Mechanical Data | Скачать | Скачать | Скачать | Скачать |
Параметры
| Parameters / Models | SN74ALVCH16823DGGR | SN74ALVCH16823DGVR | SN74ALVCH16823DL | SN74ALVCH16823DLR |
|---|---|---|---|---|
| 3-State Output | Yes | Yes | Yes | Yes |
| Bits | 18 | 18 | 18 | 18 |
| F @ Nom Voltage(Max), Mhz | 150 | 150 | 150 | 150 |
| ICC @ Nom Voltage(Max), мА | 0.04 | 0.04 | 0.04 | 0.04 |
| Рабочий диапазон температур, C | от -40 до 85 | от -40 до 85 | от -40 до 85 | от -40 до 85 |
| Output Drive (IOL/IOH)(Max), мА | 24/-24 | 24/-24 | 24/-24 | 24/-24 |
| Package Group | TSSOP | TVSOP | SSOP | SSOP |
| Package Size: mm2:W x L, PKG | 56TSSOP: 113 mm2: 8.1 x 14(TSSOP) | 56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP) | 56SSOP: 191 mm2: 10.35 x 18.42(SSOP) | 56SSOP: 191 mm2: 10.35 x 18.42(SSOP) |
| Rating | Catalog | Catalog | Catalog | Catalog |
| Schmitt Trigger | No | No | No | No |
| Technology Family | ALVC | ALVC | ALVC | ALVC |
| VCC(Max), В | 3.6 | 3.6 | 3.6 | 3.6 |
| VCC(Min), В | 1.65 | 1.65 | 1.65 | 1.65 |
| Voltage(Nom), В | 1.8,2.5,2.7,3.3 | 1.8,2.5,2.7,3.3 | 1.8,2.5,2.7,3.3 | 1.8,2.5,2.7,3.3 |
| tpd @ Nom Voltage(Max), нс | 5.8,5.2,4.6 | 5.8,5.2,4.6 | 5.8,5.2,4.6 | 5.8,5.2,4.6 |
Экологический статус
| SN74ALVCH16823DGGR | SN74ALVCH16823DGVR | SN74ALVCH16823DL | SN74ALVCH16823DLR | |
|---|---|---|---|---|
| RoHS | Совместим | Совместим | Совместим | Совместим |
Application Notes
- TI SN74ALVC16835 Component Specification Analysis for PC100PDF, 43 Кб, Файл опубликован: 3 авг 1998
The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T - Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)PDF, 96 Кб, Версия: A, Файл опубликован: 13 май 1998
Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large - Bus-Hold CircuitPDF, 418 Кб, Файл опубликован: 5 фев 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of - 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)PDF, 895 Кб, Версия: B, Файл опубликован: 22 май 2002
TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa - Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)PDF, 154 Кб, Версия: A, Файл опубликован: 8 сен 1999
In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
Модельный ряд
Серия: SN74ALVCH16823 (4)
Классификация производителя
- Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop
