HRP-N3 - серия источников питания с максимальной пиковой мощностью в 350% от MEAN WELL

Datasheet Texas Instruments SN74ALVCH245 — Даташит

ПроизводительTexas Instruments
СерияSN74ALVCH245
Datasheet Texas Instruments SN74ALVCH245

Octal Bus Transceiver With 3-State Outputs

Datasheets

SN74ALVCH245 datasheet
PDF, 831 Кб, Версия: G, Файл опубликован: 20 авг 2004
Выписка из документа

Цены

33 предложений от 22 поставщиков
Приемопередатчик, неинвертирующий, 3 состояния, 1.65В до 3.6В, SOIC-20
EIS Components
Весь мир
SN74ALVCH245PWRG4
Texas Instruments
24 ₽
AiPCBA
Весь мир
SN74ALVCH245PW
Texas Instruments
26 ₽
Flash-Turtle
Весь мир
SN74ALVCH245DW
Texas Instruments
по запросу
TradeElectronics
Россия
SN74ALVCH245PWG4
Texas Instruments
по запросу
Выбираем схему BMS для заряда литий-железофосфатных (LiFePO4) аккумуляторов

Статус

SN74ALVCH245DGVRSN74ALVCH245DWSN74ALVCH245DWRSN74ALVCH245NSRSN74ALVCH245NSRE4SN74ALVCH245NSRG4SN74ALVCH245PWSN74ALVCH245PWRSN74ALVCH245PWRG4
Статус продуктаВ производствеВ производствеВ производствеСнят с производстваСнят с производстваСнят с производстваВ производствеВ производствеВ производстве
Доступность образцов у производителяНетНетНетНетНетНетНетНетНет

Корпус / Упаковка / Маркировка

SN74ALVCH245DGVRSN74ALVCH245DWSN74ALVCH245DWRSN74ALVCH245NSRSN74ALVCH245NSRE4SN74ALVCH245NSRG4SN74ALVCH245PWSN74ALVCH245PWRSN74ALVCH245PWRG4
N123456789
Pin202020202020202020
Package TypeDGVDWDWNSNSNSPWPWPW
Industry STD TermTVSOPSOICSOICSOPSOPSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY20002520007020002000
CarrierLARGE T&RTUBELARGE T&RTUBELARGE T&RLARGE T&R
МаркировкаVB245ALVCH245ALVCH245VB245VB245VB245
Width (мм)4.47.57.55.35.35.34.44.44.4
Length (мм)512.812.812.612.612.66.56.56.5
Thickness (мм)1.052.352.351.951.951.95111
Pitch (мм).41.271.271.271.271.27.65.65.65
Max Height (мм)1.22.652.652221.21.21.2
Mechanical DataСкачатьСкачатьСкачатьСкачатьСкачатьСкачатьСкачатьСкачатьСкачать

Параметры

Parameters / ModelsSN74ALVCH245DGVR
SN74ALVCH245DGVR
SN74ALVCH245DW
SN74ALVCH245DW
SN74ALVCH245DWR
SN74ALVCH245DWR
SN74ALVCH245NSR
SN74ALVCH245NSR
SN74ALVCH245NSRE4
SN74ALVCH245NSRE4
SN74ALVCH245NSRG4
SN74ALVCH245NSRG4
SN74ALVCH245PW
SN74ALVCH245PW
SN74ALVCH245PWR
SN74ALVCH245PWR
SN74ALVCH245PWRG4
SN74ALVCH245PWRG4
Approx. Price (US$)0.26 | 1ku0.26 | 1ku0.26 | 1ku
Bits888888
Bits(#)888
F @ Nom Voltage(Max), Mhz100100100100100100
F @ Nom Voltage(Max)(Mhz)100100100
ICC @ Nom Voltage(Max), мА0.010.010.010.010.010.01
ICC @ Nom Voltage(Max)(mA)0.010.010.01
Тип входаLVTTLLVTTLLVTTL
Рабочий диапазон температур, Cот -40 до 85от -40 до 85от -40 до 85от -40 до 85от -40 до 85от -40 до 85
Operating Temperature Range(C)-40 to 85-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), мА-24/24-24/24-24/24-24/24-24/24-24/24
Output Drive (IOL/IOH)(Max)(mA)-24/24-24/24-24/24
Тип выходаLVTTLLVTTLLVTTL
Package GroupTVSOPSOICSOICSOIC
TSSOP
TVSOP
SOIC
TSSOP
TVSOP
SOIC
TSSOP
TVSOP
TSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG20TVSOP: 32 mm2: 6.4 x 5(TVSOP)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20SOIC: 132 mm2: 10.3 x 12.8(SOIC)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
Package Size: mm2:W x L (PKG)20TVSOP: 32 mm2: 6.4 x 5(TVSOP)
20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
20SOIC: 132 mm2: 10.3 x 12.8(SOIC)
20TVSOP: 32 mm2: 6.4 x 5(TVSOP)
20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
20SOIC: 132 mm2: 10.3 x 12.8(SOIC)
20TVSOP: 32 mm2: 6.4 x 5(TVSOP)
20TSSOP: 42 mm2: 6.4 x 6.5(TSSOP)
20SOIC: 132 mm2: 10.3 x 12.8(SOIC)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNoNoNo
Technology FamilyALVCALVCALVCALVCALVCALVCALVCALVCALVC
VCC(Max), В3.63.63.63.63.63.6
VCC(Max)(V)3.63.63.6
VCC(Min), В1.651.651.651.651.651.65
VCC(Min)(V)1.651.651.65
Voltage(Nom), В1.8,2.5,2.7,3.31.8,2.5,2.7,3.31.8,2.5,2.7,3.31.8,2.5,2.7,3.31.8,2.5,2.7,3.31.8,2.5,2.7,3.3
Voltage(Nom)(V)1.8
2.5
2.7
3.3
1.8
2.5
2.7
3.3
1.8
2.5
2.7
3.3
tpd @ Nom Voltage(Max), нс6,3.5,3.6,3.46,3.5,3.6,3.46,3.5,3.6,3.46,3.5,3.6,3.46,3.5,3.6,3.46,3.5,3.6,3.4
tpd @ Nom Voltage(Max)(ns)6
3.5
3.6
3.4
6
3.5
3.6
3.4
6
3.5
3.6
3.4

Экологический статус

SN74ALVCH245DGVRSN74ALVCH245DWSN74ALVCH245DWRSN74ALVCH245NSRSN74ALVCH245NSRE4SN74ALVCH245NSRG4SN74ALVCH245PWSN74ALVCH245PWRSN74ALVCH245PWRG4
RoHSСовместимСовместимСовместимНе совместимНе совместимНе совместимСовместимСовместимСовместим
Бессвинцовая технология (Pb Free)НетНетНет

Application Notes

  • TI SN74ALVC16835 Component Specification Analysis for PC100
    PDF, 43 Кб, Файл опубликован: 3 авг 1998
    The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
  • Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
    PDF, 96 Кб, Версия: A, Файл опубликован: 13 май 1998
    Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
  • Bus-Hold Circuit
    PDF, 418 Кб, Файл опубликован: 5 фев 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Кб, Версия: B, Файл опубликован: 22 май 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Кб, Версия: A, Файл опубликован: 8 сен 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families

Модельный ряд

Классификация производителя

  • Semiconductors> Logic> Buffer/Driver/Transceiver> Standard Transceiver

На английском языке: Datasheet Texas Instruments SN74ALVCH245

Электронные компоненты. Бесплатная доставка по России