Datasheet Texas Instruments SN74LVT8986ZGV — Даташит
| Производитель | Texas Instruments |
| Серия | SN74LVT8986 |
| Модель | SN74LVT8986ZGV |
3.3-V Linking Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG) Tap Transceiver 64-BGA MICROSTAR -40 to 85
Datasheets
3.3-V Linking Addressable Scan Ports Multidrop-Addressable IEEE STD 1149.1 (JTAG datasheet
PDF, 905 Кб, Версия: E, Файл опубликован: 14 май 2007
Выписка из документа
Цены
 Купить SN74LVT8986ZGV на РадиоЛоцман.Цены — от 594 до 884 ₽11 предложений от 11 поставщиков Linking Addressable Scan Ports IC 64-BGA MICROSTAR (8x8) | |||
| SN74LVT8986ZGV Texas Instruments | 594 ₽ | ||
| SN74LVT8986ZGV Texas Instruments | 632 ₽ | ||
| SN74LVT8986ZGV Texas Instruments | 872 ₽ | ||
| SN74LVT8986ZGV Texas Instruments | по запросу | ||
Статус
| Статус продукта | В производстве (Рекомендуется для новых разработок) |
| Доступность образцов у производителя | Нет |
Корпус / Упаковка / Маркировка
| Pin | 64 |
| Package Type | ZGV |
| Industry STD Term | BGA MICROSTAR |
| JEDEC Code | S-PBGA-N |
| Package QTY | 348 |
| Carrier | JEDEC TRAY (5+1) |
| Маркировка | LVT8986 |
| Width (мм) | 8 |
| Length (мм) | 8 |
| Thickness (мм) | .9 |
| Pitch (мм) | .8 |
| Max Height (мм) | 1.4 |
| Mechanical Data | Скачать |
Экологический статус
| RoHS | Совместим |
Application Notes
- Cascading Multiple Linking Addressable Scan Port DevicesPDF, 216 Кб, Файл опубликован: 5 ноя 2002
This application report is intended to illustrate the capability of cascading multiple Texas Instruments (TI) linking addressable scan port (LASP) devices. It explains configuring the secondary test access ports (TAPs) of cascaded LASPs with the help of a single linking shadow protocol and protocol-bypass inputs. Several examples of linking shadow protocol, along with timing requirements and scan - Programming CPLDs Via the 'LVT8986 LASPPDF, 819 Кб, Файл опубликован: 1 ноя 2005
This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to - LVT Family Characteristics (Rev. A)PDF, 98 Кб, Версия: A, Файл опубликован: 1 мар 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Кб, Файл опубликован: 8 дек 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
Модельный ряд
Серия: SN74LVT8986 (2)
- SN74LVT8986PM SN74LVT8986ZGV
Классификация производителя
- Semiconductors > Logic > Specialty Logic > Boundary Scan (JTAG) Logic
