Datasheet Texas Instruments SN74LVTH18646A — Даташит
| Производитель | Texas Instruments |
| Серия | SN74LVTH18646A |
Устройства сканирования сканирования ABT 3,3 В с 18-битными приемопередатчиками и регистрами
Datasheets
3.3-V ABT Scan Test Devices With 18-Bit Transceivers And Registers datasheet
PDF, 600 Кб, Версия: D, Файл опубликован: 1 июн 1997
Выписка из документа
Цены
Специальные функциональные логические элементы 3.3-V ABT w/18-Bit Trnscvr & Register | |||
| SN74LVTH18646A Texas Instruments | по запросу | ||
Статус
| SN74LVTH18646APM | SN74LVTH18646APMG4 | |
|---|---|---|
| Статус продукта | В производстве | В производстве |
| Доступность образцов у производителя | Нет | Нет |
Корпус / Упаковка / Маркировка
| SN74LVTH18646APM | SN74LVTH18646APMG4 | |
|---|---|---|
| N | 1 | 2 |
| Pin | 64 | 64 |
| Package Type | PM | PM |
| Industry STD Term | LQFP | LQFP |
| JEDEC Code | S-PQFP-G | S-PQFP-G |
| Package QTY | 160 | 160 |
| Carrier | JEDEC TRAY (10+1) | JEDEC TRAY (10+1) |
| Маркировка | LVTH18646A | LVTH18646A |
| Width (мм) | 10 | 10 |
| Length (мм) | 10 | 10 |
| Thickness (мм) | 1.4 | 1.4 |
| Pitch (мм) | .5 | .5 |
| Max Height (мм) | 1.6 | 1.6 |
| Mechanical Data | Скачать | Скачать |
Параметры
| Parameters / Models | SN74LVTH18646APM | SN74LVTH18646APMG4 |
|---|---|---|
| Bits | 18 | 18 |
| F @ Nom Voltage(Max), Mhz | 160 | 160 |
| ICC @ Nom Voltage(Max), мА | 24 | 24 |
| Рабочий диапазон температур, C | от -40 до 85 | от -40 до 85 |
| Output Drive (IOL/IOH)(Max), мА | 64/-32 | 64/-32 |
| Package Group | LQFP | LQFP |
| Package Size: mm2:W x L, PKG | 64LQFP: 144 mm2: 12 x 12(LQFP) | 64LQFP: 144 mm2: 12 x 12(LQFP) |
| Rating | Catalog | Catalog |
| Technology Family | LVT | LVT |
| VCC(Max), В | 3.6 | 3.6 |
| VCC(Min), В | 2.7 | 2.7 |
| Voltage(Nom), В | 3.3 | 3.3 |
| tpd @ Nom Voltage(Max), нс | 4.7 | 4.7 |
Экологический статус
| SN74LVTH18646APM | SN74LVTH18646APMG4 | |
|---|---|---|
| RoHS | Совместим | Совместим |
Application Notes
- Programming CPLDs Via the 'LVT8986 LASPPDF, 819 Кб, Файл опубликован: 1 ноя 2005
This application report summarizes key information required for understanding the 'LVT8986 linking addressable scan ports (LASPs) multidrop addressable IEEE Std 1149.1 (JTAG) test access port (TAP) transceiver. This report includes information about the 'LVT8986 secondary TAPs, bypass and linking shadow protocol, scan-path description languages, serial vector format files, and an example of how to - LVT Family Characteristics (Rev. A)PDF, 98 Кб, Версия: A, Файл опубликован: 1 мар 1998
To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti - LVT-to-LVTH ConversionPDF, 84 Кб, Файл опубликован: 8 дек 1998
Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed. - Bus-Hold CircuitPDF, 418 Кб, Файл опубликован: 5 фев 2001
When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of
Модельный ряд
Серия: SN74LVTH18646A (2)
Классификация производителя
- Semiconductors> Logic> Specialty Logic> Boundary Scan (JTAG) Logic
