Datasheet Texas Instruments TCI6630K2L — Даташит
Производитель | Texas Instruments |
Серия | TCI6630K2L |

Многоядерная однокристальная система DSP+ARM KeyStone II (SoC)
Datasheets
TCI6630K2L Multicore DSP+ARM KeyStone II System-on-Chip (SoC) datasheet
PDF, 1.9 Мб, Версия: E, Файл опубликован: 27 янв 2015
Выписка из документа
Цены
![]() , SPECIALTY MICROPROCESSOR CIRCUIT, PBGA900, 25 X 25MM, LEAD FREE, PLASTIC, FCBGA-900 | |||
TCI6630K2LCMSA2 Texas Instruments | 12 295 ₽ | ||
TCI6630K2LCMSA2 Texas Instruments | 31 255 ₽ | ||
TCI6630K2LCMSA Texas Instruments | 67 111 ₽ | ||
TCI6630K2LCMSA2 Texas Instruments | по запросу |
Статус
TCI6630K2LCMSA | |
---|---|
Статус продукта | Анонсирован |
Доступность образцов у производителя | Нет |
Корпус / Упаковка / Маркировка
TCI6630K2LCMSA | |
---|---|
N | 1 |
Pin | 900 |
Package Type | CMS |
Package QTY | 44 |
Width (мм) | 25 |
Length (мм) | 25 |
Thickness (мм) | 2.98 |
Mechanical Data | Скачать |
Параметры
Parameters / Models | TCI6630K2LCMSA![]() |
---|---|
ARM CPU | 2 Cortex-A15 |
DSP | 4 C66x |
Rating | Catalog |
Экологический статус
TCI6630K2LCMSA | |
---|---|
RoHS | Не совместим |
Application Notes
- KeyStone I-to-KeyStone II Migration Guide (Rev. A)PDF, 479 Кб, Версия: A, Файл опубликован: 30 июл 2015
This guide describes the main System-on-Chip (SoC) level and peripheral changes that need to be considered when migrating a KeyStone I-based system design to a KeyStone II-based system design.In this guide, KeyStone I includes all TMS320TCI661x devices and KeyStone II includes all TCI663xK2y devices. Any differences within KeyStone I or KeyStone II devices are described explicitly.TPS544Bxx/TPS544Cxx Powering TCI6630K2L in Smart Reflex Class 0 TC ModePDF, 154 Кб, Файл опубликован: 18 сен 2015
This application report describes an application circuit example of the TPS544B/Cxx family of power management IC (PMIC) powering the Smart-Reflex digital core supply of the TCI6630K2L SoC. Smart-Reflex Class 0 Temperature Compensation (Class 0 TC) mode of operation of the TCI6630K2L device is emphasized. Assumption is that temperature compensation mode is enabled using the function provided in thThroughput Performance Guide for KeyStone II Devices (Rev. B)PDF, 866 Кб, Версия: B, Файл опубликован: 22 дек 2015
This application report analyzes various performance measurements of the KeyStone II family of processors. It provides a throughput analysis of the various support peripherals to different end-points and memory access.Keystone II DDR3 Debug GuidePDF, 143 Кб, Файл опубликован: 16 окт 2015
This guide provides tools for use when debugging a failing DDR3 interface on a KeyStone II device.Keystone II DDR3 InitializationPDF, 73 Кб, Файл опубликован: 26 янв 2015
This application report provides a step-to-step initialization guide for the Keystone II device DDR3 SDRAM controller.Power Management of KS2 Device (Rev. C)PDF, 61 Кб, Версия: C, Файл опубликован: 15 июл 2016
This application report lists the steps to enable Class 0 Temperature Compensation (Class 0 TC) mode of SmartReflexв„ў Subsystem (SRSS) module available on such devices.Hardware Design Guide for KeyStone II DevicesPDF, 1.8 Мб, Файл опубликован: 24 мар 2014SERDES Link Commissioning on KeyStone I and II DevicesPDF, 138 Кб, Файл опубликован: 13 апр 2016
The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices.PCIe Use Cases for KeyStone DevicesPDF, 320 Кб, Файл опубликован: 13 дек 2011Optimizing Loops on the C66x DSPPDF, 585 Кб, Файл опубликован: 9 ноя 2010The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)PDF, 20 Кб, Версия: A, Файл опубликован: 10 ноя 2010
The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROMClocking Design Guide for KeyStone DevicesPDF, 1.5 Мб, Файл опубликован: 9 ноя 2010DDR3 Design Requirements for KeyStone Devices (Rev. B)PDF, 582 Кб, Версия: B, Файл опубликован: 5 июн 2014Multicore Programming Guide (Rev. B)PDF, 1.8 Мб, Версия: B, Файл опубликован: 29 авг 2012
As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicoreThermal Design Guide for DSP and ARM Application Processors (Rev. A)PDF, 324 Кб, Версия: A, Файл опубликован: 17 авг 2016
This application report has been compiled to provide specific information and considerations regarding thermal design requirements for all DSP and ARM-based single and multi-core processors (collectively referred to as “processors”, “System-on-chip”, or “SoC”). The information contained within this document is intended to provide a minimum level of understanding with regards to the thermal requireМодельный ряд
Серия: TCI6630K2L (1)Классификация производителя
- Semiconductors> Processors> Communications Processors> TCI66x
На английском языке: Datasheet Texas Instruments TCI6630K2L