Муфты электромонтажные от производителя Fucon

Datasheet Texas Instruments TCI6630K2L — Даташит

ПроизводительTexas Instruments
СерияTCI6630K2L
Datasheet Texas Instruments TCI6630K2L

Multicore DSP+ARM KeyStone II System-on-Chip (SoC)

Datasheets

TCI6630K2L Multicore DSP+ARM KeyStone II System-on-Chip (SoC) datasheet
PDF, 1.9 Мб, Версия: E, Файл опубликован: 27 янв 2015
Выписка из документа

Цены

AiPCBA
Весь мир
TCI6630K2LCMSA2
Texas Instruments
34 184 ₽
ChipWorker
Весь мир
TCI6630K2LCMSA2
Texas Instruments
34 931 ₽
Acme Chip
Весь мир
TCI6630K2LCMSA2
Texas Instruments
по запросу
Электромеханические реле Hongfa – надежность и качество 19 января 2023

Статус

TCI6630K2LCMSA
Статус продуктаАнонсирован
Доступность образцов у производителяНет

Корпус / Упаковка / Маркировка

TCI6630K2LCMSA
N1
Pin900
Package TypeCMS
Package QTY44
Width (мм)25
Length (мм)25
Thickness (мм)2.98
Mechanical DataСкачать

Параметры

Parameters / ModelsTCI6630K2LCMSA
TCI6630K2LCMSA
ARM CPU2 Cortex-A15
DSP4 C66x
RatingCatalog

Экологический статус

TCI6630K2LCMSA
RoHSНе совместим

Application Notes

  • KeyStone I-to-KeyStone II Migration Guide (Rev. A)
    PDF, 479 Кб, Версия: A, Файл опубликован: 30 июл 2015
    This guide describes the main System-on-Chip (SoC) level and peripheral changes that need to be considered when migrating a KeyStone I-based system design to a KeyStone II-based system design.In this guide, KeyStone I includes all TMS320TCI661x devices and KeyStone II includes all TCI663xK2y devices. Any differences within KeyStone I or KeyStone II devices are described explicitly.
  • TPS544Bxx/TPS544Cxx Powering TCI6630K2L in Smart Reflex Class 0 TC Mode
    PDF, 154 Кб, Файл опубликован: 18 сен 2015
    This application report describes an application circuit example of the TPS544B/Cxx family of power management IC (PMIC) powering the Smart-Reflex digital core supply of the TCI6630K2L SoC. Smart-Reflex Class 0 Temperature Compensation (Class 0 TC) mode of operation of the TCI6630K2L device is emphasized. Assumption is that temperature compensation mode is enabled using the function provided in th
  • Throughput Performance Guide for KeyStone II Devices (Rev. B)
    PDF, 866 Кб, Версия: B, Файл опубликован: 22 дек 2015
    This application report analyzes various performance measurements of the KeyStone II family of processors. It provides a throughput analysis of the various support peripherals to different end-points and memory access.
  • Keystone II DDR3 Debug Guide
    PDF, 143 Кб, Файл опубликован: 16 окт 2015
    This guide provides tools for use when debugging a failing DDR3 interface on a KeyStone II device.
  • Keystone II DDR3 Initialization
    PDF, 73 Кб, Файл опубликован: 26 янв 2015
    This application report provides a step-to-step initialization guide for the Keystone II device DDR3 SDRAM controller.
  • Power Management of KS2 Device (Rev. C)
    PDF, 61 Кб, Версия: C, Файл опубликован: 15 июл 2016
    This application report lists the steps to enable Class 0 Temperature Compensation (Class 0 TC) mode of SmartReflexв„ў Subsystem (SRSS) module available on such devices.
  • Hardware Design Guide for KeyStone II Devices
    PDF, 1.8 Мб, Файл опубликован: 24 мар 2014
  • SERDES Link Commissioning on KeyStone I and II Devices
    PDF, 138 Кб, Файл опубликован: 13 апр 2016
    The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices.
  • PCIe Use Cases for KeyStone Devices
    PDF, 320 Кб, Файл опубликован: 13 дек 2011
  • Optimizing Loops on the C66x DSP
    PDF, 585 Кб, Файл опубликован: 9 ноя 2010
  • The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)
    PDF, 20 Кб, Версия: A, Файл опубликован: 10 ноя 2010
    The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM
  • Clocking Design Guide for KeyStone Devices
    PDF, 1.5 Мб, Файл опубликован: 9 ноя 2010
  • DDR3 Design Requirements for KeyStone Devices (Rev. B)
    PDF, 582 Кб, Версия: B, Файл опубликован: 5 июн 2014
  • Multicore Programming Guide (Rev. B)
    PDF, 1.8 Мб, Версия: B, Файл опубликован: 29 авг 2012
    As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore
  • Thermal Design Guide for DSP and ARM Application Processors (Rev. A)
    PDF, 324 Кб, Версия: A, Файл опубликован: 17 авг 2016
    This application report has been compiled to provide specific information and considerations regarding thermal design requirements for all DSP and ARM-based single and multi-core processors (collectively referred to as “processors”, “System-on-chip”, or “SoC”). The information contained within this document is intended to provide a minimum level of understanding with regards to the thermal require

Модельный ряд

Серия: TCI6630K2L (1)

Классификация производителя

  • Semiconductors> Processors> Communications Processors> TCI66x

На английском языке: Datasheet Texas Instruments TCI6630K2L

Электронные компоненты. Бесплатная доставка по России