Datasheet Texas Instruments TLV2542 — Даташит
| Производитель | Texas Instruments |
| Серия | TLV2542 |
12-разрядный АЦП, 200 тыс.
Datasheets
2.7 V to 5.5 V Low-Power 12-Bit 140/200 KSPS, Serial Analog-To-Digital Converter datasheet
PDF, 1.2 Мб, Версия: E, Файл опубликован: 12 апр 2010
Выписка из документа
Цены
 Купить TLV2542 на РадиоЛоцман.Цены — от 41 до 50 844 ₽36 предложений от 25 поставщиков Микросхема Преобразователь AD, 12Bit, 200KSPS ADC, Serial Out, TMS320 Compatible (up to 10MHz), Dual Ch. Auto Sweep 8-VSSOP -40℃ to 85℃... | |||
| TLV2542CDGK Texas Instruments | 2 186 ₽ | ||
| TLV2542CDGK Texas Instruments | от 2 398 ₽ | ||
| TLV2542IDR | 50 844 ₽ | ||
| TLV2542 Texas Instruments | по запросу | ||
Подробное описание
импульсов в секунду, последовательный выход, совместимость с TMS320 (до 10 МГц), двухкан. Автоматическая развертка
Статус
| TLV2542CDGK | TLV2542CDGKG4 | TLV2542CDGKR | TLV2542ID | TLV2542IDG4 | TLV2542IDGK | TLV2542IDGKG4 | TLV2542IDGKR | TLV2542IDR | |
|---|---|---|---|---|---|---|---|---|---|
| Статус продукта | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве |
| Доступность образцов у производителя | Да | Нет | Нет | Нет | Да | Нет | Да | Нет | Да |
Корпус / Упаковка / Маркировка
| TLV2542CDGK | TLV2542CDGKG4 | TLV2542CDGKR | TLV2542ID | TLV2542IDG4 | TLV2542IDGK | TLV2542IDGKG4 | TLV2542IDGKR | TLV2542IDR | |
|---|---|---|---|---|---|---|---|---|---|
| N | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| Pin | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
| Package Type | DGK | DGK | DGK | D | D | DGK | DGK | DGK | D |
| Industry STD Term | VSSOP | VSSOP | VSSOP | SOIC | SOIC | VSSOP | VSSOP | VSSOP | SOIC |
| JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G |
| Package QTY | 80 | 80 | 2500 | 75 | 75 | 80 | 80 | 2500 | 2500 |
| Carrier | TUBE | TUBE | LARGE T&R | TUBE | TUBE | TUBE | TUBE | LARGE T&R | LARGE T&R |
| Маркировка | AHB | AHB | AHB | 2542I | 2542I | AHC | AHC | AHC | 2542I |
| Width (мм) | 3 | 3 | 3 | 3.91 | 3.91 | 3 | 3 | 3 | 3.91 |
| Length (мм) | 3 | 3 | 3 | 4.9 | 4.9 | 3 | 3 | 3 | 4.9 |
| Thickness (мм) | .97 | .97 | .97 | 1.58 | 1.58 | .97 | .97 | .97 | 1.58 |
| Pitch (мм) | .65 | .65 | .65 | 1.27 | 1.27 | .65 | .65 | .65 | 1.27 |
| Max Height (мм) | 1.07 | 1.07 | 1.07 | 1.75 | 1.75 | 1.07 | 1.07 | 1.07 | 1.75 |
| Mechanical Data | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать |
Параметры
| Parameters / Models | TLV2542CDGK | TLV2542CDGKG4 | TLV2542CDGKR | TLV2542ID | TLV2542IDG4 | TLV2542IDGK | TLV2542IDGKG4 | TLV2542IDGKR | TLV2542IDR |
|---|---|---|---|---|---|---|---|---|---|
| # Input Channels | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Analog Voltage AVDD(Max), В | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
| Analog Voltage AVDD(Min), В | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 |
| Архитектура | SAR | SAR | SAR | SAR | SAR | SAR | SAR | SAR | SAR |
| Digital Supply(Max), В | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
| Digital Supply(Min), В | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 | 2.7 |
| INL(Max), +/-LSB | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Input Range(Max), В | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 |
| Тип входа | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended | Single-Ended |
| Integrated Features | Oscillator | Oscillator | Oscillator | Oscillator | Oscillator | Oscillator | Oscillator | Oscillator | Oscillator |
| Interface | SPI | SPI | SPI | SPI | SPI | SPI | SPI | SPI | SPI |
| Multi-Channel Configuration | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed | Multiplexed |
| Рабочий диапазон температур, C | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 | от -40 до 85,0 до 70 |
| Package Group | VSSOP | VSSOP | VSSOP | SOIC | SOIC | VSSOP | VSSOP | VSSOP | SOIC |
| Package Size: mm2:W x L, PKG | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8SOIC: 29 mm2: 6 x 4.9(SOIC) | 8SOIC: 29 mm2: 6 x 4.9(SOIC) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8VSSOP: 15 mm2: 4.9 x 3(VSSOP) | 8SOIC: 29 mm2: 6 x 4.9(SOIC) |
| Power Consumption(Typ), mW | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 | 2.8 |
| Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
| Reference Mode | Ext | Ext | Ext | Ext | Ext | Ext | Ext | Ext | Ext |
| Разрешение, Bits | 12 | 12 | 12 | 12 | 12 | 12 | 12 | 12 | 12 |
| SINAD, дБ | 72 | 72 | 72 | 72 | 72 | 72 | 72 | 72 | 72 |
| SNR, дБ | 72 | 72 | 72 | 72 | 72 | 72 | 72 | 72 | 72 |
| Sample Rate (max), SPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS | 200kSPS |
| Sample Rate(Max), MSPS | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 |
| THD(Typ), дБ | -84 | -84 | -84 | -84 | -84 | -84 | -84 | -84 | -84 |
Экологический статус
| TLV2542CDGK | TLV2542CDGKG4 | TLV2542CDGKR | TLV2542ID | TLV2542IDG4 | TLV2542IDGK | TLV2542IDGKG4 | TLV2542IDGKR | TLV2542IDR | |
|---|---|---|---|---|---|---|---|---|---|
| RoHS | Совместим | Совместим | Совместим | Совместим | Совместим | Совместим | Совместим | Совместим | Совместим |
Application Notes
- Interfacing the TLC2552 and TLV2542 to the MSP430F149PDF, 123 Кб, Файл опубликован: 10 фев 2003
This application note discusses the features of the TLC2552 and TLV2542 ADC. An SPI interface code example for the MSP430F149 to the TLC2552 ADC, and for the MSP430F149 to the TLV2542 ADC, are also presented. - Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A)PDF, 227 Кб, Версия: A, Файл опубликован: 10 ноя 2010
This application report analyzes a simple method for calculating minimum acquisition times for successive-approximation register analog-to-digital converters (SAR ADCs). The input structure of the ADC is examined along with the driving circuit. The voltage on the sampling capacitor is then determined for the case when a step function is applied to the input of the driving circuit. Three different - Determining Minimum Acquisition Times for SAR ADCs, part 2PDF, 215 Кб, Файл опубликован: 17 мар 2011
The input structure circuit of a successive-approximation register analog-to-digital converter (SAR ADC) incombination with the driving circuit forms a transfer function that can be used to determine minimum acquisition times for different types of applied input signals. This application report, which builds on Determining Minimum Acquisition Times for SAR ADCs When a Step Function is Applied to
Модельный ряд
Серия: TLV2542 (9)
Классификация производителя
- Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> Precision ADCs (<=10MSPS)
