Datasheet Texas Instruments TMS320C6657 — Даташит
Производитель | Texas Instruments |
Серия | TMS320C6657 |

Процессор цифровых сигналов с фиксированной и плавающей запятой
Datasheets
TMS320C6655 and TMS320C6657 Fixed and Floating-Point Digital Signal Processor datasheet
PDF, 1.8 Мб, Версия: C, Файл опубликован: 19 май 2016
Выписка из документа
Цены
27 предложений от 21 поставщиков Цифровой сигнальный процессор DSP, DSP Fixed-Point/Floating-Point 16Bit 1GHz 8000MIPS 625Pin FCBGA | |||
TMS320C6657SCZH Texas Instruments | от 31 ₽ | ||
TMS320C6657CZH25 Texas Instruments | 2 682 ₽ | ||
TMS320C6657CZH8 Texas Instruments | 13 870 ₽ | ||
TMS320C6657CZH Texas Instruments | от 16 630 ₽ |
Статус
TMS320C6657CZH | TMS320C6657CZH25 | TMS320C6657CZH8 | TMS320C6657CZHA | TMS320C6657CZHA25 | TMS320C6657GZHA | TMS320C6657SCZH | |
---|---|---|---|---|---|---|---|
Статус продукта | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве | В производстве |
Доступность образцов у производителя | Нет | Да | Да | Да | Да | Да | Нет |
Корпус / Упаковка / Маркировка
TMS320C6657CZH | TMS320C6657CZH25 | TMS320C6657CZH8 | TMS320C6657CZHA | TMS320C6657CZHA25 | TMS320C6657GZHA | TMS320C6657SCZH | |
---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Pin | 625 | 625 | 625 | 625 | 625 | 625 | 625 |
Package Type | CZH | CZH | CZH | CZH | CZH | GZH | CZH |
Package QTY | 60 | 60 | 1 | 1 | 1 | 60 | |
Carrier | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | JEDEC TRAY (5+1) | ||
Маркировка | @2012 TI | 1.25GHZ | 850MHZ | TMS320C6657CZH | @2012 TI | @2012 TI | TMS320C6657SCZH |
Width (мм) | 21 | 21 | 21 | 21 | 21 | 21 | 21 |
Length (мм) | 21 | 21 | 21 | 21 | 21 | 21 | 21 |
Thickness (мм) | 2.42 | 2.42 | 2.42 | 2.42 | 2.42 | 2.42 | 2.42 |
Mechanical Data | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать | Скачать |
Параметры
Parameters / Models | TMS320C6657CZH![]() | TMS320C6657CZH25![]() | TMS320C6657CZH8![]() | TMS320C6657CZHA![]() | TMS320C6657CZHA25![]() | TMS320C6657GZHA![]() | TMS320C6657SCZH![]() |
---|---|---|---|---|---|---|---|
Applications | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision | Avionics & Defense,Communications,Machine Vision |
DRAM | DDR3 | DDR3 | DDR3 | DDR3 | DDR3 | DDR3 | DDR3 |
DSP | 2 C66x | 2 C66x | 2 C66x | 2 C66x | 2 C66x | 2 C66x | 2 C66x |
DSP MHz, Max. | 1000,1250 | 1000,1250 | 1000,1250 | 1000,1250 | 1000,1250 | 1000,1250 | 1000,1250 |
EMAC | 10/100/1000 | 10/100/1000 | 10/100/1000 | 10/100/1000 | 10/100/1000 | 10/100/1000 | 10/100/1000 |
GFLOPS | 32,40 | 32,40 | 32,40 | 32,40 | 32,40 | 32,40 | 32,40 |
Hardware Accelerators | VCP2,TCP3d | VCP2,TCP3d | VCP2,TCP3d | VCP2,TCP3d | VCP2,TCP3d | VCP2,TCP3d | VCP2,TCP3d |
On-Chip L2 Cache | 2048 KB | 2048 KB | 2048 KB | 2048 KB | 2048 KB | 2048 KB | 2048 KB |
Рабочий диапазон температур, C | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 | от -40 до 100,0 до 85 |
Other On-Chip Memory | 1024 KB | 1024 KB | 1024 KB | 1024 KB | 1024 KB | 1024 KB | 1024 KB |
PCI/PCIe | 2 PCIe Gen2 | 2 PCIe Gen2 | 2 PCIe Gen2 | 2 PCIe Gen2 | 2 PCIe Gen2 | 2 PCIe Gen2 | 2 PCIe Gen2 |
Package Size: mm2:W x L, PKG | See datasheet (FCBGA) | See datasheet (FCBGA) | See datasheet (FCBGA) | See datasheet (FCBGA) | See datasheet (FCBGA) | See datasheet (FCBGA) | See datasheet (FCBGA) |
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Serial I/O | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART | Hyperlink,I2C,RapidIO,SPI,TSIP,UART |
Serial RapidIO | 1 (four lanes) | 1 (four lanes) | 1 (four lanes) | 1 (four lanes) | 1 (four lanes) | 1 (four lanes) | 1 (four lanes) |
Total On-Chip Memory, KB | 3200 | 3200 | 3200 | 3200 | 3200 | 3200 | 3200 |
Экологический статус
TMS320C6657CZH | TMS320C6657CZH25 | TMS320C6657CZH8 | TMS320C6657CZHA | TMS320C6657CZHA25 | TMS320C6657GZHA | TMS320C6657SCZH | |
---|---|---|---|---|---|---|---|
RoHS | Совместим | Совместим | Совместим | Совместим | Совместим | See ti.com | Совместим |
Application Notes
- PCI Express (PCIe) Resource Wiki for Keystone Devices (Rev. A)PDF, 57 Кб, Версия: A, Файл опубликован: 19 май 2017
- Keystone NDK FAQPDF, 54 Кб, Файл опубликован: 3 окт 2016
This document is a collection of frequently asked questions (FAQ) on running the NDK examples on the KeyStoneв„ў family of devices. - TI Keystone DSP Hyperlink SerDes IBIS-AMI ModelsPDF, 3.2 Мб, Файл опубликован: 9 окт 2014
This document describes the organization, structure, and proper usage of the TI serializer and deserializer (SerDes) IBIS-AMI models for Keystone DSP Hyperlink interface. - TI Keystone DSP PCIe SerDes IBIS-AMI ModelsPDF, 4.8 Мб, Файл опубликован: 9 окт 2014
This document describes the organization, structure, and proper usage of the TI serializer and deserializer (SerDes) IBIS-AMI models for Keystone DSP PCIe interface. - SerDes Implementation Guidelines for KeyStone I DevicesPDF, 590 Кб, Файл опубликован: 31 окт 2012
The goal of KeyStone I SerDes collateral material is to make system implementation easier for the customer by providing the system solution. For these SerDes-based interfaces, it is not assumed that the system designer is familiar with the industry specifications, SerDes technology, or RF/microwave PCB design. However, it is still expected that the PCB design work will be supervised by a knowledge - Hardware Design Guide for KeyStone Devices (Rev. C)PDF, 1.7 Мб, Версия: C, Файл опубликован: 15 сен 2013
- KeyStone I DDR3 Initialization (Rev. E)PDF, 114 Кб, Версия: E, Файл опубликован: 28 окт 2016
The initialization of the DDR3 DRAM controller on KeyStone I DSPs is straightforward as long as the proper steps are followed. However, if some steps are omitted or if some sequence-sensitive steps are implemented in the wrong order, DDR3 operation will be unpredictable.All DDR3 initialization routines must contain the basic register writes to configure the memory controller within the DSP - TMS320C66x DSP Generation of Devices (Rev. A)PDF, 245 Кб, Версия: A, Файл опубликован: 25 апр 2011
- AN-1281 Bumped Die (Flip Chip) Packages (Rev. A)PDF, 2.2 Мб, Версия: A, Файл опубликован: 1 май 2004
Application Note 1281 Bumped Die (Flip Chip) Packages - SERDES Link Commissioning on KeyStone I and II DevicesPDF, 138 Кб, Файл опубликован: 13 апр 2016
The serializer-deserializer (SerDes) performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. This application report explains the SerDes transmit and receive parameters tuning, tools and some debug techniques for TI Keystone I and Keystone II devices. - PCIe Use Cases for KeyStone DevicesPDF, 320 Кб, Файл опубликован: 13 дек 2011
- Clocking Design Guide for KeyStone DevicesPDF, 1.5 Мб, Файл опубликован: 9 ноя 2010
- Optimizing Loops on the C66x DSPPDF, 585 Кб, Файл опубликован: 9 ноя 2010
- The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)PDF, 20 Кб, Версия: A, Файл опубликован: 10 ноя 2010
The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM - DDR3 Design Requirements for KeyStone Devices (Rev. B)PDF, 582 Кб, Версия: B, Файл опубликован: 5 июн 2014
- Multicore Programming Guide (Rev. B)PDF, 1.8 Мб, Версия: B, Файл опубликован: 29 авг 2012
As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore - TI DSP BenchmarkingPDF, 62 Кб, Файл опубликован: 13 янв 2016
This application report provides benchmarks for the C674x DSP core, the C66x DSP core and the ARMВ®CortexВ®-A15 core. This document also shows how to reproduce these benchmarks on specific hardware platforms. - Thermal Design Guide for DSP and ARM Application Processors (Rev. A)PDF, 324 Кб, Версия: A, Файл опубликован: 17 авг 2016
This application report has been compiled to provide specific information and considerations regarding thermal design requirements for all DSP and ARM-based single and multi-core processors (collectively referred to as “processors”, “System-on-chip”, or “SoC”). The information contained within this document is intended to provide a minimum level of understanding with regards to the thermal require - Plastic Ball Grid Array [PBGA] Application Note (Rev. B)PDF, 1.6 Мб, Версия: B, Файл опубликован: 13 авг 2015
Модельный ряд
Серия: TMS320C6657 (7)
Классификация производителя
- Semiconductors> Processors> Digital Signal Processors> C6000 DSP> C66x DSP