–адиолоцман Ёлектроника en
расширенный поиск +
  

Datasheet Intersil CD40193BDMSR

Datasheet Intersil CD40193BDMSR

ѕроизводительIntersil
—ери€CD40193BMS
ћодельCD40193BDMSR

CMOS Presettable Up/Down Counter (Dual Clock With Reset)

Datasheets

  • —качать » Datasheet PDF, 380  б, ¬ерси€: 2017-12-22
    CD40192BMS, CD40193BMS Datasheet
    ¬ыписка из документа ↓
    DATASHEET
    CD40192BMS, CD40193BMS FN3363
    Rev 0.00
    December 1992 CMOS Presettable Up/Down Counters(Dual Clock With Reset) Features Description CD40192BMS -BCD Type CD40192BMS Presettable BCD Up/Down Counter and the
    CD40193BMS Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated вАЬDвАЭ type flip-flops connected as a counter. The inputs consist of 4 individual jam lines,
    a PRESET ENABLE control, individual CLOCK UP and
    CLOCK DOWN signals and a master RESET. Four buffered Q
    signal outputs as well as CARRY and BORROW outputs for
    multiple-stage counting schemes are provided. CD40193BMS -Binary Type High Voltage Type (20V Rating) Individual Clock Lines for Counting Up or Counting
    Down Synchronous High-Speed Carry and Borrow Propagation Delays for Cascading Asynchronous Reset and Preset Capability Medium Speed Operation
    -fCL = 8MHz (typ.) at 10V 5V, 10V and 15V Parametric Ratings Standardize Symmetrical Output Characteristics 100% Tested for Quiescent Current at 20V Maximum Input Current of 1пБ≠A at 18V Over Full Package Temperature Range; 100nA at 18V and +25oC Noise Margin (Over Full Package/Temperature Range)
    -1V at VDD = 5V
    -2V at VDD = 10V
    -2.5V at VDD = 15V Meets All Requirements of JEDEC Tentative Standard
    No. 13B, вАЬStandard Specifications for Description of
    вАШBвАЩ Series CMOS DevicesвАЭ Applications Up/Down Difference Counting The counter is cleared so that all outputs are in a low state by a
    high on the RESET line. A RESET is accomplished asynchronously with the clock. Each output is individually programmable
    asynchronously with the clock to the level on the corresponding
    jam input when the PRESET ENABLE control is low.
    The counter counts up one count on the positive clock edge of
    the CLOCK UP signal provided the CLOCK DOWN line is high.
    The counter counts down one count on the positive clock edge
    of the CLOCK DOWN signal provided the CLOCK UP line is ...

÷ены

 орпус / ”паковка / ћаркировка

 орпус16 Ld SBDIP
»ндекс корпусаD16.3

ѕараметры

ClassV
DLA SMD5962-96608
DescriptionCMOS Presettable Up/Down Counter (Dual Clock With Reset)
High Dose Rate (HDR) krad(Si)100
Low Dose Rate (ELDRS) krad(Si)ELDRS free
–абочий диапазон температурот -55 до 125
Qualification LevelQML Class V (space)
SEL (MeV/mg/cm2)75

Ёкологический статус

RoHS—овместим

ћодельный р€д

—ери€: CD40193BMS (3)

 лассификаци€ производител€

  • Space & Harsh Environment > Rad Hard Digital > RH Counters

Ќа английском €зыке: Datasheet Intersil CD40193BDMSR

ѕри перепечатке материалов с сайта пр€ма€ ссылка на –адиоЋоцман об€зательна.

ѕриглашаем авторов статей и переводов к публикации материалов на страницах сайта.

—резы ↓
“епловизор Testo 875-1i
“епловизор Testo 875-1i
матрица 160x120 пкс, NETD < 50 м 
÷ена: от 190 000 руб.
ƒоставка: –осси€ и страны —Ќ√
“епловизор Fluke TiX580
“епловизор Fluke TiX580
ƒиапазон измер€емых температур: от 20 до +800 °C
÷ена: от 1 458 000 руб.
ƒоставка: –осси€
ƒатчики влажности и температуры ƒ¬“-03
ƒатчики влажности и температуры ƒ¬“-03
÷ена: от 3 168 руб.
ƒоставка: –осси€ и страны —Ќ√

–ейтинг@Mail.ru