Datasheet Microchip PL123E-09HSC

PL123E-09 (Preliminary) Low Skew Zero Delay Buffer
FEATURES DESCRIPTION п‚ п‚ п‚ п‚ The PL123E-09 (-09H for High Drive) is a high performance, low skew, low jitter zero delay buffer d esigned
to distribute high speed clocks. It has two low-skew
output banks, of 4 outputs each, that are synchronized
with the input. Control of the two banks o f outputs is
achieved by using the S1 and S2 inputs as shown in
the Selector Definition table on page 2. п‚ п‚ Frequency Range 10MHz to 220MHz
Zero input -output delay.
Low Output to Output Skew
Optional Drive Strength:
Standard (8mA) PL123E-09
High (12mA) PL123E-09H
2.5V or 3.3V, В±10% operation.
Available in 16-Pin SOP or TSSOP packages The synchronization is established via CLKOUT feed
back to the input of the PLL. Since the skew between
the input and output is less than п‚±100ps, the device
acts as a zero delay buffer. The input output propagation delay can be advanced or delayed by adjusting the
load on the CLKOUT pin.
These parts are not intended for 5V input-tolerant applications. BLOCK DIAGRAM PLL REF Mux CLKOUT CLKA2
CLKA3 Bank A CLKA1 CLKA4 S2 Selector
Inputs CLKB2
CLKB3 Bank B S1 CLKB1 REF 1 16 CLKOUT CLKA1 2 15 CLKA4 CLKA2 3 14 CLKA3 VDD 4 13 VDD GND 5 12 GND CLKB1 6 11 CLKB4 CLKB2 7 10 CLKB3 S2 8 9 S1 CLKB4 Micrel Inc. 2180 Fortune Drive San Jose, CA 95131 USA tel +1(408) 944 -0800 fax +1(408) 474-1000 www.micrel.com Rev 12/13/11 Page 1 (Preliminary) PL123E-09 Low Skew Zero Delay Buffer
PIN DESCRIPTIONS …