Реле Tianbo - ресурс 10 млн переключений

Datasheet LTC1197, LTC1197L, LTC1199, LTC1199L (Analog Devices) - 3

ПроизводительAnalog Devices
Описание10-Bit, 500ksps ADCs in MSOP with Auto Shutdown
Страниц / Страница28 / 3 — RECO E DED OPERATI G CO DITIO S The. denotes the specifications which …
Формат / Размер файлаPDF / 317 Кб
Язык документаанглийский

RECO E DED OPERATI G CO DITIO S The. denotes the specifications which apply over

RECO E DED OPERATI G CO DITIO S The denotes the specifications which apply over

35 предложений от 21 поставщиков
LINEAR TECHNOLOGY LTC1199CS8#PBF Analogue to Digital Converter, 10Bit, 500KSPS, Single, 4V, 6V, SOIC
IC Home
Весь мир
LTC1199CS8#TRPBF
Analog Devices
320 ₽
Элитан
Россия
LTC1199CS8
Analog Devices
1 124 ₽
ЗУМ-СМД
Россия
LTC1199CS8#PBF
Linear Technology
по запросу
T-electron
Россия и страны СНГ
LTC1199CS8E2
по запросу

Модельный ряд для этого даташита

Текстовая версия документа

LTC1197/LTC1197L LTC1199/LTC1199L
WW U U U U RECO E DED OPERATI G CO DITIO S The

denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. LTC1197 LTC1199 SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS VCC = 5V Operation
tsuCS Setup Time CS↓ Before First CLK↑ 26 26 ns (See Figures 1, 2) thDI Hold Time DIN After CLK↑ LTC1199 26 ns tsuDI Setup Time DIN Stable Before CLK↑ LTC1199 26 ns tWHCLK CLK High Time fCLK = fCLK(MAX) 40% 40% 1/fCLK tWLCLK CLK Low Time fCLK = fCLK(MAX) 40% 40% 1/fCLK tWHCS CS High Time Between Data Transfer Cycles 32 32 ns tWLCS CS Low Time During Data Transfer 13 15 CLK
LTC1197L LTC1199L SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
VCC Supply Voltage 2.7 4 2.7 4 V
VCC = 2.7V Operation
fCLK Clock Frequency ● 0.01 3.5 0.01 3.5 MHz tCYC Total Cycle Time 14 16 CLK tSMPL Analog Input Sampling Time 1.5 1.5 CLK thCS Hold Time CS Low After Last CLK↑ 40 40 ns tsuCS Setup Time CS↓ Before First CLK↑ 78 78 ns (See Figures 1, 2) thDI Hold Time DIN After CLK↑ LTC1199L 78 ns tsuDI Setup Time DIN Stable Before CLK↑ LTC1199L 78 ns tWHCLK CLK High Time fCLK = fCLK(MAX) 40% 40% 1/fCLK tWLCLK CLK Low Time fCLK = fCLK(MAX) 40% 40% 1/fCLK tWHCS CS High Time Between Data Transfer Cycles 96 96 ns tWLCS CS Low Time During Data Transfer 13 15 CLK
U U W CO VERTER A D ULTIPLEXER CHARACTERISTICS The

denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25
°
C. VCC = 5V, VREF = 5V, fCLK = fCLK(MAX) as defined in Recommended Operating Conditions, unless otherwise noted. LTC1197 LTC1199 PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX UNITS
Offset Error ● ±2 ±2 LSB Linearity Error (Note 3) ● ±1 ±1 LSB Gain Error ● ±4 ±4 LSB No Missing Codes Resolution ● 10 10 Bits Analog Input Range – 0.05V to VCC + 0.05V V Reference Input Range LTC1197, VCC ≤ 6V 0.2 VCC + 0.05V V LTC1197, VCC > 6V 0.2 6 V Analog Input Leakage Current (Note 4) ● ±1 ±1 µA 3
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка