Клеммные колодки Keen Side

Datasheet AD4020 (Analog Devices) - 8

ПроизводительAnalog Devices
Описание20-Bit, 1.8 MSPS, Precision SAR, Differential ADC
Страниц / Страница37 / 8 — Data Sheet. AD4020. Table 3. Register Read/Write Timing Parameter. …
ВерсияA
Формат / Размер файлаPDF / 802 Кб
Язык документаанглийский

Data Sheet. AD4020. Table 3. Register Read/Write Timing Parameter. Symbol. Min. Typ. Max. Unit

Data Sheet AD4020 Table 3 Register Read/Write Timing Parameter Symbol Min Typ Max Unit

22 предложений от 11 поставщиков
, Single Channel Single ADC SAR 1.8MSPS 20Bit Serial 10Pin LFCSP EP T/R
AiPCBA
Весь мир
AD4020BCPZ-RL7
Analog Devices
3 231 ₽
727GS
Весь мир
AD4020BCPZ-RL7
Analog Devices
от 3 466 ₽
IC Home
Весь мир
AD4020BCPZ-RL7
Analog Devices
4 503 ₽
ЭИК
Россия
AD4020BCPZ-RL7
Analog Devices
от 8 026 ₽

Модельный ряд для этого даташита

Текстовая версия документа

Data Sheet AD4020 Table 3. Register Read/Write Timing Parameter Symbol Min Typ Max Unit
READ/WRITE OPERATION CNV Pulse Width1 tCNVH 10 ns SCK Period tSCK VIO > 2.7 V 9.8 ns VIO > 1.7 V 12.3 ns SCK Time Low tSCKL 3 ns High tSCKH 3 ns READ OPERATION CNV Low to SDO D17 MSB Valid Delay tEN VIO > 2.7 V 10 ns VIO > 1.7 V 13 ns SCK Falling Edge to Data Remains Valid tHSDO 1.5 ns SCK Falling Edge to Data Valid Delay tDSDO VIO > 2.7 V 7.5 ns VIO > 1.7 V 10.5 ns CNV Rising Edge to SDO High Impedance tDIS 20 ns WRITE OPERATION SDI Valid Setup Time from SCK Rising Edge tSSDISCK 2 ns SDI Valid Hold Time from SCK Rising Edge tHSDISCK 2 ns CNV Rising Edge to SCK Edge Hold Time tHCNVSCK 0 ns CNV Falling Edge to SCK Active Edge Setup Time tSCNVSCK 6 ns 1 For turbo mode, tCNVH must match the tQUIET1 minimum.
Table 4. Achievable Throughput for Different Modes of Operation Parameter Test Conditions/Comments Min Typ Max Unit
THROUGHPUT, CS MODE 3-Wire and 4-Wire Turbo Mode fSCK = 100 MHz, VIO ≥ 2.7 V 1.80 MSPS fSCK = 80 MHz, VIO < 2.7 V 1.80 MSPS 3-Wire and 4-Wire Turbo Mode and Six Status Bits fSCK = 100 MHz, VIO ≥ 2.7 V 1.80 MSPS fSCK = 80 MHz, VIO < 2.7 V 1.67 MSPS 3-Wire and 4-Wire Mode fSCK = 100 MHz, VIO ≥ 2.7 V 1.61 MSPS fSCK = 80 MHz, VIO < 2.7 V 1.49 MSPS 3-Wire and 4-Wire Mode and Six Status Bits fSCK = 100 MHz, VIO ≥ 2.7 V 1.47 MSPS fSCK = 80 MHz, VIO < 2.7 V 1.34 MSPS Rev. A | Page 7 of 36 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION TRANSFER FUNCTIONS APPLICATIONS INFORMATION TYPICAL APPLICATION DIAGRAMS ANALOG INPUTS Input Overvoltage Clamp Circuit Differential Input Considerations Switched Capacitor Input RC Filter Values DRIVER AMPLIFIER CHOICE Single to Differential Driver High Frequency Input Signals Multiplexed Applications EASE OF DRIVE FEATURES Input Span Compression High-Z Mode Long Acquisition Phase VOLTAGE REFERENCE INPUT POWER SUPPLY DIGITAL INTERFACE REGISTER READ/WRITE FUNCTIONALITY STATUS WORD /CS MODE, 3-WIRE TURBO MODE /CS MODE, 3-WIRE WITHOUT THE BUSY INDICATOR /CS MODE, 3-WIRE WITH THE BUSY INDICATOR /CS MODE, 4-WIRE TURBO MODE /CS MODE, 4-WIRE WITHOUT THE BUSY INDICATOR /CS MODE, 4-WIRE WITH THE BUSY INDICATOR DAISY-CHAIN MODE LAYOUT GUIDELINES EVALUATING THE AD4020 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка