Клеммные колодки Keen Side

Datasheet ADAS3023 (Analog Devices) - 10

ПроизводительAnalog Devices
Описание16-Bit, 8-Channel Simultaneous Sampling Data Acquisition System
Страниц / Страница33 / 10 — Data Sheet. ADAS3023. ABSOLUTE MAXIMUM RATINGS. Table 4. Parameter …
ВерсияB
Формат / Размер файлаPDF / 658 Кб
Язык документаанглийский

Data Sheet. ADAS3023. ABSOLUTE MAXIMUM RATINGS. Table 4. Parameter Rating. ESD CAUTION

Data Sheet ADAS3023 ABSOLUTE MAXIMUM RATINGS Table 4 Parameter Rating ESD CAUTION

34 предложений от 19 поставщиков
Микросхема Преобразователь AD, ANALOG DEVICES ADAS3023BCPZ-RL7 Analog to Digital Converter, 16Bit, 125KSPS, Single, 4.75V, 5.25V, LFCSP
EIS Components
Весь мир
ADAS3023BCPZ
Analog Devices
1 324 ₽
ChipWorker
Весь мир
ADAS3023BCPZ-RL7
Analog Devices
2 563 ₽
Augswan
Весь мир
ADAS3023BCPZ
Analog Devices
по запросу
Кремний
Россия и страны СНГ
ADAS3023BCPZ
по запросу

Модельный ряд для этого даташита

Текстовая версия документа

Data Sheet ADAS3023 ABSOLUTE MAXIMUM RATINGS Table 4. Parameter Rating
Stresses above those listed under Absolute Maximum Ratings Analog Inputs/Outputs may cause permanent damage to the device. This is a stress INx, COM to AGND VSSH − 0.3 V to VDDH + 0.3 V rating only; functional operation of the device at these or any REFx to AGND AGND − 0.3 V to AVDD + 0.3 V other conditions above those indicated in the operational REFIN to AGND AGND − 0.3 V to +2.7 V section of this specification is not implied. Exposure to absolute REFN to AGND ±0.3 V maximum rating conditions for extended periods may affect Ground Voltage Differences device reliability. AGND, RGND, DGND ±0.3 V
ESD CAUTION
Supply Voltages VDDH to AGND –0.3 V to +16.5 V VSSH to AGND +0.3 V to −16.5 V AVDD, DVDD, VIO to AGND −0.3 V to +7 V ACAP, DCAP, RCAP to AGND −0.3 V to +2.7 V Digital Inputs/Outputs CNV, DIN, SCK, RESET, PD, CS −0.3 V to VIO + 0.3 V to DGND SDO, BUSY/SDO2 to DGND −0.3 V to VIO + 0.3 V Internal Power Dissipation 2 W Junction Temperature 125°C Storage Temperature Range −65°C to +125°C Thermal Impedance θJA (LFCSP) 44.1°C/W θJC (LFCSP) 0.28°C/W Rev. A | Page 9 of 32 Document Outline Features Applications Functional Block Diagram General Description Table of Contents Revision History Specifications Timing Specifications Circuit and Voltage Diagrams Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Theory of Operation Overview Operation Transfer Functions Typical Application Connection Diagram Analog Inputs Input Structure Programmable Gain Common-Mode Operating Range Single-Ended Signals with a Nonzero DC Offset (Asymmetrical) Single-Ended Signals with a 0 V DC Offset (Symmetrical) Voltage Reference Input/Output Internal Reference External Reference and Internal Buffer External Reference Reference Decoupling Power Supply Core Supplies High Voltage Supplies Power Dissipation Modes Fully Operational Mode Power-Down Mode Conversion Modes Warp Mode (CMS = 0) Normal Mode (CMS = 1, Default) Digital Interface Conversion Control CNV Rising--Start of Conversion (SOC) BUSY/SDO2 Falling Edge—End of Conversion (EOC) Register Pipeline RESET and Power-Down (PD) Inputs Serial Data Interface General Timing Configuration Register Packaging and Ordering Information Outline Dimensions Ordering Guide
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка