Источники питания KEEN SIDE

Datasheet AD7191 (Analog Devices) - 10

ПроизводительAnalog Devices
ОписаниеPin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
Страниц / Страница21 / 10 — AD7191. Pin No. Mnemonic. Description
ВерсияA
Формат / Размер файлаPDF / 332 Кб
Язык документаанглийский

AD7191. Pin No. Mnemonic. Description

AD7191 Pin No Mnemonic Description

38 предложений от 17 поставщиков
Микросхема Преобразователь AD, ANALOG DEVICES AD7191BRUZ Analog to Digital Converter, 24Bit, 120 SPS, Single, 3V, 5.25V, TSSOP
ЗУМ-СМД
Россия
AD7191BRUZ
Analog Devices
393 ₽
AiPCBA
Весь мир
AD7191BRUZ-REEL
Analog Devices
521 ₽
Maybo
Весь мир
AD7191BRUZ
Analog Devices
1 128 ₽
Кремний
Россия и страны СНГ
AD7191BRUZ
Analog Devices
по запросу
ХРОНИКИ РОСТА: причины увеличения доли китайских полупроводниковых компонентов

Модельный ряд для этого даташита

Текстовая версия документа

link to page 14 link to page 14
AD7191 Pin No. Mnemonic Description
20 AVDD Analog Supply Voltage, 3 V to 5.25 V. AVDD is independent of DVDD. Therefore, DVDD can be operated at 3 V with AVDD at 5 V or vice versa. 21 DVDD Digital Supply Voltage, 2.7 V to 5.25 V. DVDD is independent of AVDD. Therefore, AVDD can be operated at 3 V with DVDD at 5 V or vice versa. 22 ODR1 Output Data Rate, Digital Input Pin. This pin is used with ODR2 to select the output data rate. See Table 5. 23 DOUT/RDY Serial Data Output/Data Ready Output. DOUT/RDYserves a dual purpose. It functions as a serial data output pin to access the data conversions from the ADC. In addition, DOUT/RDYoperates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The serial interface is reset each time that a conversion is available. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. Data is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. 24 ODR2 Output Data Rate, Digital Input Pin. This pin is used with ODR1 to select the output data rate. See Table 5. Rev. A | Page 9 of 20 Document Outline FEATURES INTERFACE APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS TIMING DIAGRAM ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SPECIFICATIONS ADC CIRCUIT INFORMATION OVERVIEW FILTER, DATA RATE, AND SETTLING TIME GAIN ANALOG INPUT CHANNELS TEMPERATURE SENSOR POWER-DOWN (PDOWN) CLOCK BIPOLAR CONFIGURATION DATA OUTPUT CODING BRIDGE POWER-DOWN SWITCH REFERENCE DIGITAL INTERFACE GROUNDING AND LAYOUT APPLICATIONS INFORMATION WEIGH SCALES EMI RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка