Datasheet AD9252 (Analog Devices) - 3

link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 6 link to page 7 link to page 8 link to page 10 link to page 10 link to page 10 link to page 11 link to page 13 link to page 15 link to page 18 link to page 18 link to page 20 link to page 28 link to page 28 link to page 30 link to page 30 link to page 30 link to page 30 link to page 30 link to page 33 link to page 33 link to page 34 link to page 34 link to page 34 link to page 34 link to page 35 link to page 36 link to page 53 link to page 53
AD9252 Data Sheet TABLE OF CONTENTS
Features .. 1 Clock Input Considerations .. 19 Applications ... 1 Serial Port Interface (SPI) .. 27 General Description ... 1 Hardware Interface ... 27 Functional Block Diagram .. 1 Memory Map .. 29 Product Highlights ... 1 Reading the Memory Map Table .. 29 Revision History ... 2 Reserved Locations .. 29 Specifications ... 3 Default Values ... 29 AC Specifications .. 4 Logic Levels ... 29 Digital Specifications ... 5 Applications Information .. 32 Switching Specifications .. 6 Design Guidelines .. 32 Timing Diagrams .. 7 Evaluation Board .. 33 Absolute Maximum Ratings .. 9 Power Supplies .. 33 Thermal Impedance ... 9 Input Signals.. 33 ESD Caution .. 9 Output Signals .. 33 Pin Configuration and Function Descriptions ... 10 Default Operation and Jumper Selection Settings ... 34 Equivalent Circuits ... 12 Alternative Analog Input Drive Configuration.. 35 Typical Performance Characteristics ... 14 Outline Dimensions ... 52 Theory of Operation .. 17 Ordering Guide .. 52 Analog Input Considerations .. 17
REVISION HISTORY 12/11—Rev. D to Rev. E
Changes to Digital Outputs and Timing Section ... 24 Changes to Output Signals Section and Figure 58 ... 33 Added Table 10 ... 24 Change to Default Operation and Jumper Selection Settings Changes to Table 11 and Table 12 .. 24 Section .. 34 Changes to RBIAS Pin Section ... 25 Added Endnote 2 in Ordering Guide .. 52 Deleted Figure 51 to Figure 52.. 25 Moved Figure 53 ... 25
4/10—Rev. C to Rev. D
Changes to Serial Port Interface (SPI) Section ... 27 Changes to Address 16 in Table 16 ... 31 Changes to Table 15 ... 28 Updated Outline Dimensions ... 52 Changes to Reading the Memory Map Table Section ... 29 Changes to Ordering Guide .. 52 Added Applications Information and
12/09—Rev. B to Rev. C
Design Guidelines Sections .. 32 Updated Outline Dimensions ... 52 Changes to Input Signals Section ... 33 Changes to Ordering Guide .. 52 Changes to Output Signals Section .. 33 Changes to Figure 60 .. 33
7/09—Rev. A to Rev. B
Changes to Default Operation and Jumper Selection Changes to Figure 5 .. 10 Settings Section .. 34 Changes to Figure 38 and Figure 39 ... 18 Changes to Alternative Analog Input Drive Changes to Figure 51 and Figure 52 ... 25 Configuration Section... 35 Updated Outline Dimensions ... 52 Added Figure 62 and Figure 63 .. 35 Changes to Figure 68 .. 42
12/07—Rev. 0 to Rev. A
Changes to Table 17 ... 48 Changes to Features .. 1 Updated Outline Dimensions ... 52 Changes to Crosstalk Parameter ... 3 Changes to Ordering Guide .. 52 Changes to Figure 2 to Figure 4 .. 7 Changes to Table 9 Endnote .. 23
10/06—Revision 0: Initial Version
Rev. E | Page 2 of 52 Document Outline Features Applications General Description Functional Block Diagram Product Highlights Revision History Specifications AC Specifications Digital Specifications Switching Specifications Timing Diagrams Absolute Maximum Ratings Thermal Impedance ESD Caution Pin Configuration and Function Descriptions Equivalent Circuits Typical Performance Characteristics Theory of Operation Analog Input Considerations Differential Input Configurations Single-Ended Input Configuration Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Digital Outputs and Timing SDIO/ODM Pin SCLK/DTP Pin CSB Pin RBIAS Pin Voltage Reference Internal Reference Operation External Reference Operation Serial Port Interface (SPI) Hardware Interface Memory Map Reading the Memory Map Table Reserved Locations Default Values Logic Levels Applications Information Design Guidelines Power and Ground Recommendations Exposed Paddle Thermal Heat Slug Recommendations Evaluation Board Power Supplies Input Signals Output Signals Default Operation and Jumper Selection Settings Alternative Analog Input Drive Configuration Outline Dimensions Ordering Guide