Поставки продукции Nuvoton по официальным каналам

Datasheet AD7685 (Analog Devices) - 6

ПроизводительAnalog Devices
Описание16-Bit, 250 kSPS PulSAR® ADC in MSOP/QFN
Страниц / Страница29 / 6 — Data Sheet. AD7685. TIMING SPECIFICATIONS. Table 4. VDD = 4.5 V to 5.5 …
ВерсияD
Формат / Размер файлаPDF / 549 Кб
Язык документаанглийский

Data Sheet. AD7685. TIMING SPECIFICATIONS. Table 4. VDD = 4.5 V to 5.5 V1. Parameter. Symbol. Min. Typ. Max. Unit

Data Sheet AD7685 TIMING SPECIFICATIONS Table 4 VDD = 4.5 V to 5.5 V1 Parameter Symbol Min Typ Max Unit

29 предложений от 15 поставщиков
Микросхема Преобразователь AD, Single ADC SAR 250KSPS 16Bit Serial 10Pin LFCSP EP T/R
EIS Components
Весь мир
AD7685BCPZRL7
Analog Devices
634 ₽
Зенер
Россия и страны ТС
AD7685BCPZRL7
Analog Devices
от 1 431 ₽
AiPCBA
Весь мир
AD7685BCPZRL7
Analog Devices
7 392 ₽
Кремний
Россия и страны СНГ
AD7685BCPZRL7
по запросу

Модельный ряд для этого даташита

Текстовая версия документа

link to page 7 link to page 7 link to page 6
Data Sheet AD7685 TIMING SPECIFICATIONS
−40°C to +85°C, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.
Table 4. VDD = 4.5 V to 5.5 V1 Parameter Symbol Min Typ Max Unit
Conversion Time: CNV Rising Edge To Data Available tCONV 0.5 2.2 µs Acquisition Time tACQ 1.8 µs Time Between Conversions tCYC 4 µs CNV Pulse Width (CS Mode) tCNVH 10 ns SCK Period (CS Mode) tSCK 15 ns SCK Period (Chain Mode) tSCK VIO Above 4.5 V 17 ns VIO Above 3 V 18 ns VIO Above 2.7 V 19 ns VIO Above 2.3 V 20 ns SCK Low Time tSCKL 7 ns SCK High Time tSCKH 7 ns SCK Falling Edge to Data Remains Valid tHSDO 5 ns SCK Falling Edge to Data Valid Delay tDSDO VIO Above 4.5 V 14 ns VIO Above 3 V 15 ns VIO Above 2.7 V 16 ns VIO Above 2.3 V 17 ns CNV or SDI Low to SDO D15 MSB Valid (CS Mode) tEN VIO Above 4.5 V 15 ns VIO Above 2.7 V 18 ns VIO Above 2.3 V 22 ns CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) tDIS 25 ns SDI Valid Setup Time from CNV Rising Edge (CS Mode) tSSDICNV 15 ns SDI Valid Hold Time from CNV Rising Edge (CS Mode) tHSDICNV 0 ns SCK Valid Setup Time from CNV Rising Edge (Chain Mode) tSSCKCNV 5 ns SCK Valid Hold Time from CNV Rising Edge (Chain Mode) tHSCKCNV 5 ns SDI Valid Setup Time from SCK Falling Edge (Chain Mode) tSSDISCK 3 ns SDI Valid Hold Time from SCK Falling Edge (Chain Mode) tHSDISCK 4 ns SDI High to SDO High (Chain Mode with Busy Indicator) tDSDOSDI VIO Above 4.5 V 15 ns VIO Above 2.3 V 26 ns 1 See Figure 3 and Figure 4 for load conditions. Rev. D | Page 5 of 28 Document Outline Features Applications Typical Application Circuit General Description Table of Contents Revision History Specifications Timing Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Terminology Typical Performance Characteristics Theory of Operation Circuit Information Converter Operation Transfer Functions Typical Connection Diagram Analog Inputs Driver Amplifier Choice Voltage Reference Input Power Supply Supplying the ADC from the Reference Digital Interface CS/ Mode 3-Wire, No BUSY Indicator CS/ Mode 3-Wire with BUSY Indicator CS/ Mode 4-Wire, No BUSY Indicator CS/ Mode 4-Wire with BUSY Indicator Chain Mode, No BUSY Indicator Chain Mode with BUSY Indicator Application Hints Layout Evaluating the Performance of the AD7685 True 16-Bit Isolated Application Example Outline Dimensions Ordering Guide
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка