Datasheet AD7482 (Analog Devices) - 6

link to page 7 link to page 6
AD7482 TIMING CHARACTERISTICS
AVDD/DVDD = 5 V ± 5%, AGND = DGND = 0 V, VREF = external; all specifications TMIN to TMAX and valid for VDRIVE = 2.7 V to 5.25 V, unless otherwise noted.
Table 2. Parameter 1 Symbol Min Typ Max Unit
DATA READ Conversion Time tCONV 300 ns Quiet Time Before Conversion Start tQUIET 100 ns CONVST Pulse width t1 5 100 ns CONVST Falling Edge to BUSY Falling Edge t2 20 ns CS Falling Edge to RD Falling Edge t3 0 ns Data Access Time t4 25 ns CONVST Falling Edge to New Data Valid t5 30 ns BUSY Rising Edge to New Data Valid t6 5 ns Bus Relinquish Time t7 10 ns RD Rising Edge to CS Rising Edge t8 0 ns CS Pulse width t14 30 ns RD Pulse width t15 30 ns DATA WRITE WRITE Pulse Width t9 5 ns Data Setup Time t10 2 ns Data Hold Time t11 6 ns CS Falling Edge to WRITE Falling Edge t12 5 ns WRITE Falling Edge to CS Rising Edge t13 0 ns 1 All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used. Rev. B | Page 5 of 20 Document Outline Features Functional Block Diagram General Description Revision History Specifications Timing Characteristics Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Circuit Description Converter Operation Analog Input ADC Transfer Function Power Saving Offset/Overrange Parallel Interface Reading Data from the AD7482 Writing to the AD7482 Driving the CONVST Pin Typical Connection Board Layout and Grounding Outline Dimensions Ordering Guide