Реле Tianbo - ресурс 10 млн переключений

Datasheet AD7861 (Analog Devices) - 4

ПроизводительAnalog Devices
Описание11-Bit Resolution Simultaneous Sampling ADC
Страниц / Страница7 / 4 — AD7861. Table I. AD7861 Timing Parameters (TA = –40. C to +85. C and VDD …
ВерсияB
Формат / Размер файлаPDF / 126 Кб
Язык документаанглийский

AD7861. Table I. AD7861 Timing Parameters (TA = –40. C to +85. C and VDD = +5 V unless otherwise noted). Number. Symbol

AD7861 Table I AD7861 Timing Parameters (TA = –40 C to +85 C and VDD = +5 V unless otherwise noted) Number Symbol

30 предложений от 16 поставщиков
Микросхема Преобразователь AD, 7Channel Single ADC SAR 28.6KSPS 11Bit Parallel 44Pin PLCC Tube
ЧипСити
Россия
AD7861APZ
Analog Devices
1 847 ₽
Зенер
Россия и страны ТС
AD7861APZ
Analog Devices
от 2 396 ₽
ЭИК
Россия
AD7861APZ
Analog Devices
от 5 613 ₽
T-electron
Россия и страны СНГ
AD7861APZ
162 624 ₽

Модельный ряд для этого даташита

Текстовая версия документа

AD7861 Table I. AD7861 Timing Parameters (TA = –40

C to +85

C and VDD = +5 V unless otherwise noted) Number Symbol AD7861 Timing Requirements Min Max Units
1 tsucsb_rdb CS Low Before Falling Edge of RD 0 – ns 2 tsuaddr_rdb ADDR Valid Before Falling Edge of RD 0 – ns 3 tdlyrdb_data DATA Valid After Falling Edge of RD – 25 ns 4 tpwlrdb RD Pulsewidth, Low 25 – ns 5 tpwhrdb RD Pulsewidth, High 25 – ns 6 thdrdb_data DATA Hold After Rising Edge of RD 10 – ns 7 thdrdb_addr ADDR Hold After Rising Edge of RD 0 – ns 8 thdrdb_csb CS Hold After Rising Edge of RD 0 – ns 9 tperclk CLK Period 80 160 ns 10 tpwhclk CLK Pulsewidth, High 20 – ns 11 tpwlclk CLK Pulsewidth, Low 20 – ns 12 tpwlresetb RESET Pulsewidth, Low 2 × tperclk – ns
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage (V
CLK
DD) . –0.3 V to +7.0 V Digital Input Voltage . –0.3 V to VDD
1, 2
Analog Input Voltage . –0.3 V to VDD
CS
Analog Reference Input Voltage . –0.3 V to VDD
7, 8
Digital Output Voltage Swing . –0.3 V to VDD
A0–A1
Analog Reference Output Swing . –0.3 V to VDD Operating Temperature . –40°C to +85°C
4 5
Lead Temperature (Soldering, 10 sec) . +280°C
RD
*Stresses above those listed under Absolute Maximum Ratings may cause perma-
3 6
nent damage to the device. This is a stress rating only; functional operation of the
DATA BUS
device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Figure 1. Clock and Reset Timing
9 10 11 ORDERING GUIDE CLK Model Temperature Range Package Option CLK
AD7861AP –40°C to +85°C P-44A
12 RESET
Figure 2. Write Cycle Timing Diagram
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
WARNING!
accumulate on the human body and test equipment and can discharge without detection. Although the AD7861 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
ESD SENSITIVE DEVICE
precautions are recommended to avoid performance degradation or loss of functionality. REV. B –3–
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка