Datasheet ADXL350 (Analog Devices) - 3

link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 5 link to page 5 link to page 5 link to page 6 link to page 7 link to page 15 link to page 15 link to page 16 link to page 17 link to page 17 link to page 20 link to page 22 link to page 22 link to page 23 link to page 24 link to page 25 link to page 29 link to page 29 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 30 link to page 31 link to page 33 link to page 34 link to page 35 link to page 35
ADXL350 Data Sheet TABLE OF CONTENTS
Features .. 1 Interrupts ... 21 Applications ... 1 FIFO ... 21 General Description ... 1 Self-Test ... 22 Functional Block Diagram .. 1 Register Map ... 23 Revision History ... 2 Register Definitions ... 24 Specifications ... 3 Applications Information .. 28 Absolute Maximum Ratings .. 4 Power Supply Decoupling ... 28 Thermal Resistance .. 4 Mechanical Considerations for Mounting .. 28 Package Information .. 4 Tap Detection .. 28 ESD Caution .. 4 Threshold .. 29 Pin Configuration and Function Descriptions ... 5 Link Mode ... 29 Typical Performance Characteristics ... 6 Sleep Mode vs. Low Power Mode... 29 Theory of Operation .. 14 Offset Calibration ... 29 Power Sequencing .. 14 Using Self-Test .. 30 Power Savings.. 15 Axes of Acceleration Sensitivity ... 32 Serial Communications ... 16 Layout and Design Recommendations ... 33 SPI ... 16 Outline Dimensions ... 34 I2C ... 19 Ordering Guide .. 34
REVISION HISTORY 9/12—Revision 0: Initial Version
Rev. 0 | Page 2 of 36 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Absolute Maximum Ratings Thermal Resistance Package Information ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Power Sequencing Power Savings Power Modes Auto Sleep Mode Standby Mode Serial Communications SPI Preventing Bus Traffic Errors I2C Interrupts DATA_READY SINGLE_TAP DOUBLE_TAP Activity Inactivity FREE_FALL Watermark Overrun FIFO Bypass Mode FIFO Mode Stream Mode Trigger Mode Retrieving Data from FIFO Self-Test Register Map Register Definitions Register 0x00—DEVID (Read Only) Register 0x1D—THRESH_TAP (Read/Write) Register 0x1E, Register 0x1F, Register 0x20—OFSX, OFSY, OFSZ (Read/Write) Register 0x21—DUR (Read/Write) Register 0x22—Latent (Read/Write) Register 0x23—Window (Read/Write) Register 0x24—THRESH_ACT (Read/Write) Register 0x25—THRESH_INACT (Read/Write) Register 0x26—TIME_INACT (Read/Write) Register 0x27—ACT_INACT_CTL (Read/Write) ACT AC/DC and INACT AC/DC Bits ACT_x Enable Bits and INACT_x Enable Bits Register 0x28—THRESH_FF (Read/Write) Register 0x29—TIME_FF (Read/Write) Register 0x2A—TAP_AXES (Read/Write) Suppress Bit TAP_x Enable Bits Register 0x2B—ACT_TAP_STATUS (Read Only) ACT_x Source and TAP_x Source Bits Asleep Bit Register 0x2C—BW_RATE (Read/Write) LOW_POWER Bit Rate Bits Register 0x2D—POWER_CTL (Read/Write) Link Bit AUTO_SLEEP Bit Measure Bit Sleep Bit Wakeup Bits Register 0x2E—INT_ENABLE (Read/Write) Register 0x2F—INT_MAP (Read/Write) Register 0x30—INT_SOURCE (Read Only) Register 0x31—DATA_FORMAT (Read/Write) SELF_TEST Bit SPI Bit INT_INVERT Bit FULL_RES Bit Justify Bit Range Bits Register 0x32 to Register 0x37—DATAX0, DATAX1, DATAY0, DATAY1, DATAZ0, DATAZ1 (Read Only) Register 0x38—FIFO_CTL (Read/Write) FIFO_MODE Bits Trigger Bit Samples Bits 0x39—FIFO_STATUS (Read Only) FIFO_TRIG Bit Entries Bits Applications Information Power Supply Decoupling Mechanical Considerations for Mounting Tap Detection Threshold Link Mode Sleep Mode vs. Low Power Mode Offset Calibration Using Self-Test Axes of Acceleration Sensitivity Layout and Design Recommendations Outline Dimensions Ordering Guide