Поставки продукции Megawin по официальным каналам - микроконтроллеры, мосты USB-UART

Datasheet KS8995M (Microchip)

ПроизводительMicrochip
ОписаниеIntegrated 5-Port 10/100 Managed Switch
Страниц / Страница76 / 1 — KS8995M Micrel, Inc. KS8995M. Integrated 5-Port 10/100 Managed Switch
Формат / Размер файлаPDF / 816 Кб
Язык документаанглийский

KS8995M Micrel, Inc. KS8995M. Integrated 5-Port 10/100 Managed Switch

Datasheet KS8995M Microchip

Hi-Tech Circuit Group
Весь мир
SPNZ801068
Microchip
по запросу
AllElco Electronics
Весь мир
SPNZ801068
Microchip
по запросу
Многослойные керамические конденсаторы от лидеров азиатского рынка

Модельный ряд для этого даташита

Текстовая версия документа

KS8995M Micrel, Inc. KS8995M
Integrated 5-Port 10/100 Managed Switch
Rev 1.13 General Description Features The KS8995M is a highly integrated Layer-2 managed switch
with optimized BOM (Bill of Materials) cost for low port count,
cost-sensitive 10/100Mbps switch systems. It also provides
an extensive feature set such as tag/port-based VLAN, QoS
(Quality of Service) priority, management, MIB counters, dual
MII interfaces and CPU control/data interfaces to effectively
address both current and emerging Fast Ethernet applications.
The KS8995M contains five 10/100 transceivers with patented mixed-signal low-power technology, five MAC (Media
Access Control) units, a high-speed non-blocking switch
fabric, a dedicated address look-up engine, and an on-chip
frame buffer memory.
All PHY units support 10BaseT and 100BaseTX. In addition,
two of the PHY units support 100BaseFX (Ports 4 and 5).
All support documentation can be found on Micrel’s web site
at: www.micrel.com. • Integrated switch with five MACs and five Fast Ethernet
transceivers fully compliant to IEEE 802.3u standard
• Shared memory based switch fabric with fully nonblocking configuration
• 1.4Gbps high-performance memory bandwidth
• 10BaseT, 100BaseTX and 100BaseFX modes (FX in
Ports 4 and 5)
• Dual MII configuration: MII-Switch (MAC or PHY mode
MII) and MII-P5 (PHY mode MII)
• IEEE 802.1q tag-based VLAN (16 VLANs, full-range
VID) for DMZ port, WAN/LAN separation or inter-VLAN
switch links
• VLAN ID tag/untag options, per-port basis
• Programmable rate limiting 0Mbps to 100Mbps, ingress
and egress port, rate options for high and low priority,
per-port-basis
• Flow control or drop packet rate limiting (ingress port)
• Integrated MIB counters for fully compliant statistics
gathering, 34 MIB counters per port Functional Diagram 10/100
T/Tx 1 10/100
MAC 1 Auto
MDI/MDIX 10/100
T/Tx 2 10/100
MAC 2 Auto
MDI/MDIX 10/100
T/Tx 3 10/100
MAC 3 Auto
MDI/MDIX 10/100
T/Tx/Fx 4 10/100
MAC 4 Auto
MDI/MDIX
MII-P5
MDC, MDI/O
MII-SW or SNI 10/100
T/Tx/Fx 5 10/100
MAC 5 Control Reg I/F
LED0[5:1]
LED1[5:1]
LED2[5:1] SNI LED I/F FIFO, Flow Control, VLAN Tagging, Priority Auto
MDI/MDIX 1K look-up
Engine
Queue
Mgmnt
Buffer
Mgmnt
Frame
Buffers SPI MIB
Counters Control
Registers EEPROM
I/F KS8995M Micrel, Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 944-0970 • http://www.micrel.com July 2006 1 M9999-070506
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка