Реле Tianbo - ресурс 10 млн переключений

Datasheet TDC-GPX2 (AustriaMicroSystems) - 77

ПроизводительAustriaMicroSystems
ОписаниеTime-to-Digital Converter High-end multipurpose 4-channel converter
Страниц / Страница77 / 77 — TDC-GPX2 −. Application Information. Package Drawings & Markings. …
Версия1-03
Формат / Размер файлаPDF / 1.4 Мб
Язык документаанглийский

TDC-GPX2 −. Application Information. Package Drawings & Markings. Mechanical Data. Soldering & Storage Information

TDC-GPX2 − Application Information Package Drawings & Markings Mechanical Data Soldering & Storage Information

Сравнительное тестирование аккумуляторов EVE Energy и Samsung типоразмера 18650

Модельный ряд для этого даташита

Текстовая версия документа

link to page 42 link to page 43 link to page 43 link to page 44 link to page 44 link to page 44 link to page 45 link to page 45 link to page 45 link to page 46 link to page 46 link to page 47 link to page 47 link to page 48 link to page 48 link to page 49 link to page 50 link to page 51 link to page 51 link to page 52 link to page 52 link to page 52 link to page 52 link to page 52 link to page 53 link to page 54 link to page 58 link to page 58 link to page 58 link to page 58 link to page 62 link to page 64 link to page 64 link to page 65 link to page 69 link to page 69 link to page 69 link to page 69 link to page 69 link to page 70 link to page 71 link to page 72 link to page 73 link to page 74 link to page 75
TDC-GPX2 −
Content Guide 42 LVDS Single Data Read Output Interface (SDR) 43 LVDS Double Data Read Output Interface (DDR) 43 LVDS Output Test Pattern 44 SPI Communication Interface 44 General 44 Detailed Pin Description 45 Communication Commands (Opcodes) 45 Detailed Command Description 45 Power-ON Reset 46 Initialization Reset 46 Write / Incremental Write 47 Read / Incremental Read 47 Using SPI Interface for Read-Out of Stop Results 48 Coding of Results 48 Configuration of LSB by REFCLK_DIVISIONS 49 Examples for Codes of Time Measurements Results 50 Maximum Time Differences 51 Conversion Latency and Conversion Rate 51 Converter Latency 52 LVDS Synchronization Latency 52 Conversion Rate 52 Peak Conversion Rate 52 Read-Out Rate 52 Average Conversion Rate 53 Examples for Read-Out Rate with LVDS 54 FIFOs for Adapting Peak and Average Conversion Rate
58 Application Information
58 Configuration Examples 58 Typical Configuration for LVDS 58 Example C++ Code 62 Schematic 64 External Components 64 PCB Layout
65 Package Drawings & Markings 69 Mechanical Data
69 QFN64 69 QFN64 Tray Information 69 QFP64 69 QFP64 Tape & Reel Information
70 Soldering & Storage Information 71 Ordering & Contact Information 72 RoHS Compliant & ams Green Statement 73 Copyrights & Disclaimer 74 Document Status 75 Revision Information ams Datasheet Page 77
[v1-03] 2017-Dec-18 Document Feedback Document Outline General Description Key Benefits & Features Applications Block Diagram Pin Assignments Pin Diagram Pin Description Absolute Maximum Ratings Recommended Operation Conditions Converter Characteristics Power Supply Characteristic Reference Clock and Stop Input Requirements LVDS Data Interface Characteristics Serial Communication Interface Typical Operating Characteristics Histograms Integral Non-Linearity Register Description Configuration Register Overview Detailed Configuration Register Description Read Register Overview Detailed Description Time Measurements and Results Measurements of TDC-GPX2 Output Results Calculation of Time Differences Resolution RMS-Resolution Versus Effective Resolution High Resolution Combining Two Stop Channels Channel Combination for Low Pulse-to-Pulse Spacing Channel Combination for Pulse Width Measurement Input Pins for Time Measurement REFCLKP/N: Reference Clock Input REFOSCI/O: Quartz Driver as Reference Clock RSTIDXP/N: Reference Index Counter Reset STOP1…STOP4P/N: Stop Channels DISABLE/N: Stop Disable Input Levels, CMOS or LVDS LVDS Output Interface Digital Output Interface Output Setup and Configuration: LVDS Output Buffers Differential LCLKIN Input LVDS Single Data Read Output Interface (SDR) LVDS Double Data Read Output Interface (DDR) LVDS Output Test Pattern SPI Communication Interface General Detailed Pin Description Communication Commands (Opcodes) Detailed Command Description Initialization Reset Write / Incremental Write Read / Incremental Read Using SPI Interface for Read-Out of Stop Results Coding of Results Configuration of LSB by REFCLK_DIVISIONS Examples for Codes of Time Measurements Results Maximum Time Differences Conversion Latency and Conversion Rate Converter Latency LVDS Synchronization Latency Conversion Rate Peak Conversion Rate Read-Out Rate Average Conversion Rate Examples for Read-Out Rate with LVDS FIFOs for Adapting Peak and Average Conversion Rate Application Information Configuration Examples Typical Configuration for LVDS Example C++ Code Schematic External Components PCB Layout Package Drawings & Markings Mechanical Data QFN64 QFN64 Tray Information QFP64 QFP64 Tape & Reel Information Soldering & Storage Information Ordering & Contact Information RoHS Compliant & ams Green Statement Copyrights & Disclaimer Document Status Revision Information Content Guide
Электронные компоненты. Бесплатная доставка по России