Поставки продукции Nuvoton по официальным каналам

Datasheet 5L2503 (IDT) - 7

ПроизводительIDT
ОписаниеMicroClock Programmable Clock Generator
Страниц / Страница29 / 7 — Table 11. Output Dividers 2, 3, and 5. Output Divider Bits <3:2>. …
Версия20171024
Формат / Размер файлаPDF / 437 Кб
Язык документаанглийский

Table 11. Output Dividers 2, 3, and 5. Output Divider Bits <3:2>. Output Divider Bits <1:0>

Table 11 Output Dividers 2, 3, and 5 Output Divider Bits <3:2> Output Divider Bits <1:0>

22 предложений от 9 поставщиков
Генераторы и Формироваетли Тактовых Сигналов
ЧипСити
Россия
5L2503-000NVGI8
Renesas
130 ₽
AiPCBA
Весь мир
5L2503-000NVGI8
Renesas
136 ₽
AllElco Electronics
Весь мир
5L2503-000NVGI8
Renesas
от 157 ₽
Augswan
Весь мир
5L2503-000NVGI8
Renesas
по запросу

Модельный ряд для этого даташита

Текстовая версия документа

5L2503 Datasheet
Table 11. Output Dividers 2, 3, and 5 Output Divider Bits <3:2> Output Divider Bits <1:0> 00 01 10 11
00 1 2 4 5 01 3 6 12 15 10 5 10 20 25 11 10 20 40 50
Table 12. Output Divider 4 Output Divider Bits <3:2> Output Divider Bits <1:0> 00 01 10 11
00 1 2 4 8 01 4 8 16 32 10 5 10 20 40 11 6 12 24 48
Output Clock Test Conditions
LVCMOS Output Test Conditions 50ohm 33ohm 2 inches 2pF LVCMOS ©2017 Integrated Device Technology, Inc. 7 October 24, 2017 Document Outline Description Typical Applications Features Output Features Key Specifications Block Diagram Pin Assignments Figure 1. Pin Assignments for 2.5 × 2.5 mm 12-DFN – Top View Pin Descriptions Table 1. Pin Descriptions Power Group Table 2. Power Group Output Source Selection Register Settings Table 3. OUT3 Source Table 4. OUT2 Source Table 5. OUT1 Source Table 6. DIV1 Source Device Features and Functions DFC – Dynamic Frequency Control Figure 2. DFC Function Block Diagram Table 7. DFC Function Priority DFC Function Programming PPS – Proactive Power Saving Function Figure 3. PPS Function Block Diagram Figure 4. PPS Assertion/Deassertion Timing Chart PPS Function Programming Input Pin Function Table 8. OE1 Pin Function Table 9. SDA/SCL Function Spread Spectrum ORT – VCO Overshoot Reduction Technology PLL Features and Descriptions Table 10. Output Divider 1 Table 11. Output Dividers 2, 3, and 5 Table 12. Output Divider 4 Output Clock Test Conditions Absolute Maximum Ratings Table 13: Absolute Maximum Ratings Recommended Operating Conditions Table 14: Recommended Operating Conditions Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance (TA = +25 °C) Table 15: Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance Recommended Crystal Characteristics Table 16: Crystal Characteristics DC Electrical Characteristics Table 17: DC Electrical Characteristics DC Electrical Characteristics for 1.8V LVCMOS Table 18: DC Electrical Characteristics for 1.8V LVCMOS AC Electrical Characteristics Table 19. AC Electrical Characteristics I2C Bus Characteristics Table 20. I2C Bus DC Characteristics Table 21. I2C Bus AC Characteristics Spread Spectrum Generation Specifications Table 22: Spread Spectrum Generation Specifications General I2C Serial Interface Information Package Drawings Figure 5. NVG12, 2.5 × 2.5 mm 12-DFN Package Drawing – Page 1 Figure 6. NVG12, 2.5 × 2.5 mm 12-DFN Package Drawing – Page 2 Marking Diagram Ordering Information Revision History
ТМ Электроникс. Электронные компоненты и приборы. Скидки, кэшбэк и бесплатная доставка