HRP-N3 - серия источников питания с максимальной пиковой мощностью в 350% от MEAN WELL

Datasheet ADT7311 (Analog Devices) - 4

ПроизводительAnalog Devices
ОписаниеAutomotive, ±0.5°C Accurate, 16-Bit Digital SPI Temperature Sensor
Страниц / Страница24 / 4 — ADT7311. Data Sheet. Parameter Min. Typ. Max. Unit. Test. …
Формат / Размер файлаPDF / 381 Кб
Язык документаанглийский

ADT7311. Data Sheet. Parameter Min. Typ. Max. Unit. Test. Conditions/Comments. SPI TIMING SPECIFICATIONS. Table 2. Parameter. 1, 2. Limit

ADT7311 Data Sheet Parameter Min Typ Max Unit Test Conditions/Comments SPI TIMING SPECIFICATIONS Table 2 Parameter 1, 2 Limit

Выбираем схему BMS для заряда литий-железофосфатных (LiFePO4) аккумуляторов

Модельный ряд для этого даташита

Текстовая версия документа

link to page 24 link to page 24 link to page 4 link to page 4 link to page 4 link to page 4
ADT7311 Data Sheet Parameter Min Typ Max Unit Test Conditions/Comments
Shutdown Current At 3.3 V 2.0 15 μA Supply current in shutdown mode At 5.5 V 5.2 25 μA Supply current in shutdown mode Power Dissipation Normal Mode 700 μW VDD = 3.3 V, normal mode at 25°C Power Dissipation 1 SPS 150 μW Power dissipated for VDD = 3.3 V, TA = 25°C 1 Accuracy includes lifetime drift.
SPI TIMING SPECIFICATIONS
TA = −40°C to +150°C, VDD = 2.7 V to 5.5 V, unless otherwise noted. All input signals are specified with rise time (tR) = fall time (tF) = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
Table 2. Parameter 1, 2 Limit at TMIN, TMAX Unit Conditions/Comments
t1 0 ns min CS falling edge to SCLK active edge setup time t2 100 ns min SCLK high pulse width t3 100 ns min SCLK low pulse width t4 30 ns min Data setup time prior to SCLK rising edge t5 25 ns min Data hold time after SCLK rising edge t6 5 ns min Data access time after SCLK falling edge 60 ns max VDD = 4.5 V to 5.5 V 80 ns max VDD = 2.7 V to 3.6 V t 3 7 10 ns min Bus relinquish time after CS inactive edge 80 ns max t8 0 ns min SCLK inactive edge to CS rising edge hold time t9 0 ns min CS falling edge to DOUT active time 60 ns max VDD = 4.5 V to 5.5 V 80 ns max VDD = 2.7 V to 3.6 V t10 10 ns min SCLK inactive edge to DOUT low 1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V. 2 See Figure 2. 3 This means that the times quoted in the timing characteristics in Table 2 are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
CS t1 t2 t t 3 8 1 2 3 6 7 8 9 10 23 24 SCLK t4 t5 MSB LSB DIN t6 t t 10 9
2
DOUT MSB LSB
-00 050
t
09
7
Figure 2. Detailed SPI Timing Diagram Rev. 0 | Page 4 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS SPI TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER DETAILS TEMPERATURE MEASUREMENT ONE-SHOT MODE 1 SPS MODE CT and INT Operation in One-Shot Mode SHUTDOWN FAULT QUEUE TEMPERATURE DATA FORMAT TEMPERATURE CONVERSION FORMULAS 16-Bit Temperature Data Format 13-Bit Temperature Data Format 10-Bit Temperature Data Format 9-Bit Temperature Data Format REGISTERS STATUS REGISTER CONFIGURATION REGISTER TEMPERATURE VALUE REGISTER ID REGISTER TCRIT SETPOINT REGISTER THYST SETPOINT REGISTER THIGH SETPOINT REGISTER TLOW SETPOINT REGISTER SERIAL PERIPHERAL INTERFACE SPI COMMAND BYTE WRITING DATA READING DATA INTERFACING TO DSPs OR MICROCONTROLLERS SERIAL INTERFACE RESET INT AND CT OUTPUTS UNDERTEMPERATURE AND OVERTEMPERATURE DETECTION Comparator Mode Interrupt Mode APPLICATIONS INFORMATION THERMAL RESPONSE TIME SUPPLY DECOUPLING POWERING FROM A SWITCHING REGULATOR TEMPERATURE MONITORING QUICK GUIDE TO MEASURING TEMPERATURE OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS
Электронные компоненты. Бесплатная доставка по России