Datasheet 8V97003 (IDT) - 3

link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 8 link to page 8 link to page 11 link to page 11 link to page 12 link to page 12 link to page 15 link to page 18 link to page 21 link to page 21 link to page 22 link to page 22 link to page 22 link to page 22 link to page 23 link to page 24 link to page 25 link to page 25 link to page 25 link to page 25 link to page 25 link to page 26 link to page 27 link to page 27 link to page 27 link to page 27 link to page 28 link to page 28 link to page 28 link to page 28 link to page 28 link to page 28 link to page 29 link to page 29 link to page 29 link to page 29 link to page 29 link to page 29 link to page 30 link to page 34 link to page 37 link to page 38 8V97003 Datasheet
Contents
Description ... 1 Typical Applications.. 1 Features ... 1 Simplified Block Diagram ... 1 Block Diagram . .. 2 Contents .. 3 Pin Assignments... 8 Pin Descriptions ... 8 Absolute Maximum Ratings.. 11 Recommended Operating Conditions .. 11 Thermal Characteristics and Reliability Information ... 12 DC Electrical Characteristics ... 12 AC Electrical Characteristics .. 15 Typical Performance Characteristics.. 18 Theory of Operation . ... 21 Synthesizer Programming... 21 Reference Input Stage .. 22 Input Reference Divider (R) .. 22 Reference Doubler.. 22 Reference Multiplier (MULT)... 22 Feedback Divider .. 23 Phase and Frequency Detector (PFD) and Charge Pump.. 24 PFD Frequency... 25 External Loop Filter... 25 Charge Pump High-Impedance... 25 Integrated Low Noise VCO . ... 25 Output Clock Distribution and Optional Output Doubler.. 25 Output Matching.. 26 Band Selection Disable... 27 Phase Adjust... 27 RF Output Power .. 27 Output Phase Synchronization.. 27 Power-Down Mode.. 28 Default Power-Up Conditions.. 28 VCO Calibration .. 28 3- or 4-Wire SPI Interface Description.. 28 3/4-Wire Mode... 28 Active Clock Edge... 28 Reset... 29 Least Significant Bit Position... 29 Addressing .. 29 Read Operation... 29 Mirrored Register Bits ... 29 Double-Buffered Registers.. 29 Operation Protocols .. 30 Register Map .. 34 Register Block Descriptions .. 37 Preface Registers.. 38 ©2020 Renesas Electronics Corporation 3 January 20, 2020 Document Outline Description Typical Applications Features Simplified Block Diagram Block Diagram Contents List of Figures List of Tables Pin Assignments Pin Descriptions Absolute Maximum Ratings Recommended Operating Conditions Thermal Characteristics and Reliability Information DC Electrical Characteristics AC Electrical Characteristics Typical Performance Characteristics Theory of Operation Synthesizer Programming Reference Input Stage Input Reference Divider (R) Reference Doubler Reference Multiplier (MULT) Feedback Divider Phase and Frequency Detector (PFD) and Charge Pump PFD Frequency External Loop Filter Charge Pump High-Impedance Integrated Low Noise VCO Output Clock Distribution and Optional Output Doubler Output Matching Band Selection Disable Phase Adjust RF Output Power Output Phase Synchronization Power-Down Mode Default Power-Up Conditions VCO Calibration 3- or 4-Wire SPI Interface Description 3/4-Wire Mode Active Clock Edge Reset Least Significant Bit Position Addressing Read Operation Mirrored Register Bits Double-Buffered Registers Operation Protocols Register Map Register Block Descriptions Preface Registers Feedback Divider Control Registers Phase Adjustments Control Registers DSM Control Registers Calibration Control Registers Band Select Clock Divider Control Registers Lock Detect Control Registers Power Down Control Registers Input Control Registers Charge Pump Control Registers Re-Sync Control Registers Output Control Registers Status Registers Applications Information Loop Filter Calculations Recommendations for Unused Input and Output Pins Schematic Example Power Considerations Package Outline Drawings Marking Diagram Ordering Information Revision History