Datasheet KSZ8842-16M, KSZ8842-32M (Microchip) - 3

link to page 4 link to page 5 link to page 23 link to page 46 link to page 109 link to page 110 link to page 111 link to page 122 link to page 123 link to page 127 link to page 128 link to page 128 link to page 128 link to page 129
KSZ8842-16M/-32M Table of Contents
1.0 Introduction ... 4 2.0 Pin Description and Configuration ... 5 3.0 Functional Description .. 23 4.0 Register Descriptions .. 46 5.0 Operational Characteristics ... 109 6.0 Electrical Characteristics ... 110 7.0 Timing Specifications .. 111 8.0 Selection of Isolation Transformers ... 122 9.0 Package Outline .. 123 Appendix A: Data Sheet Revision History ... 127 The Microchip Web Site .. 128 Customer Change Notification Service ... 128 Customer Support ... 128 Product Identification System ... 129  2020 Microchip Technology Inc. DS00003459A-page 3 Document Outline 1.0 Introduction 1.1 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Functional Overview: Physical Layer Transceiver 3.2 Functional Overview: MAC and Switch 3.3 Bus Interface Unit (BIU) 3.4 Queue Management Unit (QMU) 3.5 Advanced Switch Functions 3.6 IEEE 802.1Q VLAN Support 3.7 QoS Priority Support 3.8 Rate-Limiting Support 3.9 Loopback Support 4.0 Register Descriptions 4.1 CPU Interface I/O Registers 4.2 Register Map: MAC and PHY 4.3 Type-of-Service (TOS) Priority Control Registers 4.4 Management Information Base (MIB) Counters 4.5 Static MAC Address Table 4.6 Dynamic MAC Address Table 4.7 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Asynchronous Timing without using Address Strobe (ADSN = 0) 7.2 Asynchronous Timing using Address Strobe (ADSN) 7.3 Asynchronous Timing using DATACSN (KSZ8842-32MQL/MVL Only) 7.4 Address Latching Timing for All Modes 7.5 Synchronous Timing in Burst Write (VLBUSN = 1) 7.6 Synchronous Timing in Burst Read (VLBUSN = 1) 7.7 Synchronous Write Timing (VLBUSN = 0) 7.8 Synchronous Read Timing (VLBUSN = 0) 7.9 EEPROM Timing 7.10 Auto-Negotiation Timing 7.11 Reset Timing 8.0 Selection of Isolation Transformers 9.0 Package Outline 9.1 Package Marking Information Appendix A: Data Sheet Revision History The Microchip Website Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service