Data SheetAD9375ParameterSymbolMinTypMaxUnitTest Conditions/Comments REFERENCE CLOCK (DEV_CLK_IN SIGNAL) Frequency Range 10 320 MHz Signal Level 0.3 2.0 V p-p AC-coupled, common-mode voltage (V ) = 618 mV; for CM best spurious performance, use a <1 V p-p input clock AUXILIARY CONVERTERS ADC ADC Resolution 12 Bits Input Voltage Minimum 0.25 V Maximum 3.05 V DAC DAC Resolution 10 Bits Includes four offset levels Output Voltage Minimum 0.5 V Reference voltage (V ) = 1 V REF Maximum 3.0 V V = 2.5 V REF Drive Capability 10 mA DIGITAL SPECIFICATIONS (CMOS), GPIO_x, RX1_ENABLE, RX2_ENABLE, TX1_ENABLE, TX2 ENABLE, SYNCINBx+, SYNCOUTB0+, GP_INTERRUPT, SDIO, SDO, SCLK, CSB, RESET Logic Inputs Input Voltage High Level VDD_IF × VDD_IF V 0.8 Low Level 0 VDD_IF × V 0.2 Input Current High Level −10 +10 µA Low Level −10 +10 µA Logic Outputs Output Voltage High Level VDD_IF × V 0.8 Low Level VDD_IF × V 0.2 Drive Capability 3 mA DIGITAL SPECIFICATIONS (LVDS), SYSREF_INx±, SYNCOUTB0±, SYNCINBx± PAIRS Logic Inputs Input Voltage Range 825 1675 mV Each differential input in the pair Input Differential Voltage −100 +100 mV Threshold Receiver Differential Input 100 Ω Internal termination enabled Impedance Logic Outputs Output Voltage High 1375 mV Low 1025 mV Differential 225 mV Offset 1200 mV Rev. 0 | Page 9 of 61 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Current and Power Consumption Specifications Timing Specifications Timing Diagrams Absolute Maximum Ratings Reflow Profile Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics 700 MHz Band 2.6 GHz Band 3.5 GHz Band 5.5 GHz Band Theory of Operation Transmitter (Tx) Receiver (Rx) Observation Receiver (ORx) Sniffer Receiver (SnRx) Clock Input Synthesizers RF PLL Clock PLL Serial Peripheral Interface (SPI) GPIO_x AND GPIO_3P3_x Pins Auxiliary Converters Auxiliary ADC Inputs (AUXADC_x) Auxiliary DACs (AUXDAC_x) JESD204B Data Interface Power Supply Sequence Digital Predistortion (DPD) JTAG Boundary Scan Outline Dimensions Ordering Guide
