Datasheet AD8564 (Analog Devices) - 3

link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3
AD8564 SPECIFICATIONS ELECTRICAL SPECIFICATIONS
V+ANA = V+DIG = 5.0 V, V−ANA = 0 V, TA = 25°C, unless otherwise noted.
Table 1. Parameter Symbol Conditions Min Typ Max Unit
INPUT CHARACTERISTICS Offset Voltage VOS 2.3 7 mV −40°C ≤ TA ≤ +125°C1 8 mV Offset Voltage Drift ΔVOS/ΔT 4 μV/°C Input Bias Current IB VCM = 0 V ±4 μA −40°C ≤ TA ≤ +125°C1 ±9 μA Input Offset Current IOS VCM = 0 V ±3 μA Input Common-Mode Voltage Range VCM 0 2.75 V Common-Mode Rejection Ratio CMRR 0 V ≤ VCM ≤ 3.0 V 65 85 dB Large Signal Voltage Gain AVO RL = 10 kΩ 3000 V/V Input Capacitance CIN 3.0 pF DIGITAL OUTPUTS Logic 1 Voltage VOH IOH = −3.2 mA, ΔVIN > 250 mV 2.4 3.5 V Logic 0 Voltage VOL IOL = 3.2 mA, VIN > 250 mV 0.3 0.4 V DYNAMIC PERFORMANCE2 Propagation Delay tP 200 mV step with 100 mV overdrive 6.75 9.8 ns −40°C ≤ TA ≤ +125°C1 13 ns 100 mV step with 5 mV overdrive 8 ns Differential Propagation Delay (Rising Propagation Delay vs. ΔtP 100 mV step with 20 mV overdrive 0.5 2.0 ns Falling Propagation Delay) Rise Time 20% to 80% 3.8 ns Fall Time 20% to 80% 1.5 ns POWER SUPPLY Power Supply Rejection Ratio PSRR 4.5 V ≤ V+ANA and V+DIG ≤ 5.5 V 80 dB Analog Supply Current I+ANA 10.5 14.0 mA −40°C ≤ TA ≤ +85°C1 15.6 mA −40°C ≤ TA ≤ +125°C1 17 mA Digital Supply Current IDIG VO = 0 V, RL = ∞ 6.0 7.0 mA −40°C ≤ TA ≤ +125°C1 8.0 mA Analog Supply Current I−ANA –7.0 +14.0 mA −40°C ≤ TA ≤ +85°C1 15.6 mA −40°C ≤ TA ≤ +125°C1 17 mA 1 Full electrical specifications to −55°C, but these package types are guaranteed for operation from −40°C to +125°C only. Package reliability below −40°C is not guaranteed. 2 Guaranteed by design. Rev. B | Page 3 of 12 Document Outline FEATURES APPLICATIONS PIN CONFIGURATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION OPTIMIZING HIGH SPEED PERFORMANCE OUTPUT LOADING CONSIDERATIONS INPUT STAGE AND BIAS CURRENTS USING HYSTERESIS OUTLINE DIMENSIONS ORDERING GUIDE