ЭФО предлагает со своего склада новую серию преобразователей интерфейсов USB UART компании FTDI FT232RNL-REEL

Datasheet ADP1764 (Analog Devices) - 6

ПроизводительAnalog Devices
Описание4 A, Low VIN, Low Noise, CMOS Linear Regulator
Страниц / Страница20 / 6 — ADP1764. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. SEN. …
ВерсияA
Формат / Размер файлаPDF / 789 Кб
Язык документаанглийский

ADP1764. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. SEN. VIN 1. 12 VOUT. VIN 2. 11 VOUT. TOP VIEW. VIN 3. 10 VOUT

ADP1764 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SEN VIN 1 12 VOUT VIN 2 11 VOUT TOP VIEW VIN 3 10 VOUT

Продукция HONGFA – надежность и качество для разных задач

Модельный ряд для этого даташита

Текстовая версия документа

ADP1764 Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SE EN PG SS SEN 16 15 14 13 VIN 1 12 VOUT VIN 2 11 VOUT ADP1764 TOP VIEW VIN 3 10 VOUT (Not to Scale) VIN 4 9 VOUT 5 6 7 8 EG ND CAP G ADJ F VR V RE NOTES 1. THE EXPOSED PAD IS ELECTRICALLY CONNECTED TO GND. IT IS RECOMMENDED THAT THIS PAD BE CONNECTED TO A GROUND
003
PLANE ON THE PCB. THE EXPOSED PAD IS ON THE BOTTOM OF THE PACKAGE.
14939- Figure 3. Pin Configuration
Table 6. Pin Function Descriptions Pin No. Mnemonic Description
1 to 4 VIN Regulator Input Supply. Bypass VIN to GND with a 22 µF or greater capacitor. Note that all four VIN pins must be connected to the source supply. 5 REFCAP Reference Filter Capacitor. Connect a 1 µF capacitor from the REFCAP pin to ground. Do not connect a load from this pin to ground. 6 VREG Regulated Input Supply to LDO Amplifier. Bypass VREG to GND with a 1 µF or greater capacitor. Do not connect a load from this pin to ground. 7 GND Ground. 8 VADJ Adjustable Voltage Pin for the Adjustable Output Option. Connect a 10 kΩ external resistor between the VADJ pin and ground to set the output voltage to 1.5 V. For the fixed output option, leave this pin floating. 9 to 12 VOUT Regulated Output Voltage. Bypass VOUT to GND with a 22 µF or greater capacitor. Note that all four VOUT pins must be connected to the load. 13 SENSE Sense Input. The SENSE pin measures the actual output voltage at the load and feeds it to the error amplifier. Connect SENSE as close to the load as possible to minimize the effect of IR drop between VOUT and the load. 14 SS Soft Start Pin. A capacitor connected to this pin determines the soft start time. 15 PG Power-Good Output. This open-drain output requires an external pull-up resistor. If the device is in shutdown mode, current-limit mode, or thermal shutdown mode, or if the VOUT voltage falls below 90% of the nominal output voltage, the PG pin immediately transitions to low. 16 EN Enable Input. Drive the EN pin high to turn on the regulator. Drive the EN pin low to turn off the regulator. For automatic startup, connect the EN pin to the VIN pin. EP Exposed Pad. The exposed pad is electrically connected to GND. It is recommended that this pad be connected to a ground plane on the PCB. The exposed pad is on the bottom of the package. Rev. A | Page 6 of 20 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUITS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE/PARAMETER ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SOFT START FUNCTION ADJUSTABLE OUTPUT VOLTAGE ENABLE FEATURE POWER-GOOD (PG) FEATURE APPLICATIONS INFORMATION CAPACITOR SELECTION Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties UNDERVOLTAGE LOCKOUT CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION PARALLELING ADP1764 DEVICES FOR HIGH CURRENT APPLICATIONS THERMAL CONSIDERATIONS PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE
Электронные компоненты. Бесплатная доставка по России