Datasheet AD524 (Analog Devices) - 2

link to page 2 link to page 3 link to page 8 link to page 8 link to page 8 link to page 9 link to page 14 link to page 15 link to page 15 link to page 15 link to page 16 link to page 17 link to page 17 link to page 18 link to page 18 link to page 18 link to page 20 link to page 20 link to page 21 link to page 23 link to page 24 link to page 25 link to page 1 link to page 1 link to page 1 link to page 1
AD524 Data Sheet TABLE OF CONTENTS
Features .. 1 Input Offset and Output Offset .. 15 Functional Block Diagram .. 1 Gain .. 16 General Description ... 1 Input Bias Currents .. 17 Product Highlights ... 1 Common-Mode Rejection .. 17 Revision History ... 2 Grounding ... 18 Specifications ... 3 Sense Terminal .. 18 Absolute Maximum Ratings .. 8 Reference Terminal .. 18 Connection Diagrams .. 8 Programmable Gain ... 20 ESD Caution .. 8 Auto-Zero Circuits ... 20 Typical Performance Characteristics ... 9 Error Budget Analysis .. 21 Test Circuits ... 14 References .. 23 Theory of Operation .. 15 Outline Dimensions ... 24 Input Protection .. 15 Ordering Guide .. 25
REVISION HISTORY 1/2018—Rev. F to Rev. G
Changes to General Description .. 1 Change to Output Offset Voltage vs. Temperature Parameter, Unit Column, Table 1 ... 3 Added References Section ... 23 Updated Outline Dimensions ... 24 Changes to Ordering Guide .. 25
11/2007—Rev. E to Rev. F
Updated Format .. Universal Changes to General Description .. 1 Changes to Figure 1 .. 1 Changes to Figure 3 and Figure 4 Captions .. 8 Changes to Error Budget Analysis Section ... 21 Changes to Ordering Guide .. 25
4/1999—Rev. D to Rev. E
Rev. G | Page 2 of 25 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS CONNECTION DIAGRAMS ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION INPUT PROTECTION INPUT OFFSET AND OUTPUT OFFSET GAIN INPUT BIAS CURRENTS COMMON-MODE REJECTION GROUNDING SENSE TERMINAL REFERENCE TERMINAL PROGRAMMABLE GAIN AUTO-ZERO CIRCUITS ERROR BUDGET ANALYSIS REFERENCES OUTLINE DIMENSIONS ORDERING GUIDE