Altinkaya: турецкие корпуса для РЭА

Datasheet ADSP-21065L-EP (Analog Devices)

ПроизводительAnalog Devices
ОписаниеSHARC DSP Microcomputer
Страниц / Страница14 / 1 — SHARC DSP Microcomputer. Enhanced Product. ADSP-21065L-EP. SUMMARY. …
ВерсияB
Формат / Размер файлаPDF / 360 Кб
Язык документаанглийский

SHARC DSP Microcomputer. Enhanced Product. ADSP-21065L-EP. SUMMARY. ENHANCED PRODUCT (EP) FEATURES

Datasheet ADSP-21065L-EP Analog Devices, Версия: B

Модельный ряд для этого даташита

Текстовая версия документа

SHARC DSP Microcomputer Enhanced Product ADSP-21065L-EP SUMMARY ENHANCED PRODUCT (EP) FEATURES High performance signal computer for communications, Supports defense and aerospace applications (AQEC audio, automotive, instrumentation, medical, military, and standard) industrial applications Extended temperature range –55°C to +110°C Super Harvard Architecture Computer (SHARC) — four inde- Controlled manufacturing baseline pendent buses for dual data, instruction, and I/O fetch on a One package assembly/test site single cycle One wafer fabrication site 32-bit fixed-point arithmetic; 32-bit and 40-bit floating- Enhanced product change notification point arithmetic Qualification data available upon request 544K bits on-chip SRAM memory and integrated I/O peripheral I2S support, for eight simultaneous receive and transmit channels CORE PROCESSOR DUAL-PORTED SRAM INSTRUCTION TWO INDEPENDENT JTAG 7 CACHE DUAL-PORTED BLOCKS TEST AND 32 × 48-BIT PROCESSOR PORT I/O PORT LOCK 0 EMULATION B ADDR DATA DATA ADDR LOCK 1 B ADDR DATA ADDR DATA EXTERNAL DAG1 DAG2 PROGRAM PORT 8 × 4 × 32 8 × 4 × 24 SEQUENCER SDRAM IOD IOA INTERFACE 24 48 17 PM ADDRESS BUS 24 ADDR BUS DM ADDRESS BUS 32 MUX MULTIPROCESSOR INTERFACE PM DATA BUS 48 BUS 32 DATA BUS CONNECT DM DATA BUS 40 MUX (PX) HOST PORT
S
DATA IOP DMA 4 REGISTER REGISTERS CONTROLLER FILE (MEMORY MAPPED) (2 Rx, 2Tx) 16 MULTIPLIER

40-BIT BARREL SPORT 0 ALU CONTROL, SHIFTER (I2S) STATUS, TIMER, (2 Rx, 2Tx) AND SPORT 1 DATA BUFFERS (I2S) I/O PROCESSOR
Figure 1. Functional Block Diagram SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
Rev. B Do cument Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. or otherwise under any patent or patent rights of Analog Devices. Trademarks and Tel: 781.329.4700 ©2017 Analog Devices, Inc. All rights reserved. registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Summary Enhanced Product (EP) Features Features Table of Contents Revision History General Description Pin Function Descriptions Specifications Operating Conditions Absolute Maximum Ratings ESD Caution Package Marking Information Environmental Conditions Thermal Characteristics 208-LEAD MQFP Pin Configuration Outline Dimensions Ordering Guide
Электронные компоненты. Бесплатная доставка по России