Datasheet ADP3623, ADP3624, ADP3625, ADP3633, ADP3634, ADP3635 (Analog Devices) - 3

link to page 11 link to page 11 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 5 link to page 5 link to page 5 link to page 5 link to page 3
ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635 SPECIFICATIONS
VDD = 12 V, TJ = −40°C to +125°C, unless otherwise noted.1
Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
SUPPLY Supply Voltage Range V ADP3633/ADP3634/ADP3635 9.5 18 V DD V ADP3623/ADP3624/ADP3625 4.5 18 V DD Supply Current I No switching, INA, 1.2 3 mA DD INA, INB, and INB disabled Standby Current I SD = 5 V 1.2 3 mA SBY UVLO Turn-On Threshold Voltage V V rising, T = 25°C, ADP3633/ADP3634/ADP3635 8.0 8.7 9.5 V UVLO_ON DD A V V rising, T = 25°C, ADP3623/ADP3624/ADP3625 3.8 4.2 4.5 V UVLO_ON DD A Turn-Off Threshold Voltage V V falling, T = 25°C, ADP3633/ADP3634/ADP3635 7.0 7.7 8.5 V UVLO_OFF DD A V V falling, T = 25°C, ADP3623/ADP3624/ADP3625 3.5 3.9 4.3 V UVLO_OFF DD A Hysteresis ADP3633/ADP3634/ADP3635 1.0 V ADP3623/ADP3624/ADP3625 0.3 V DIGITAL INPUTS (INA, INA, INB, INB, SD) Input Voltage High V 2.0 V IH Input Voltage Low V 0.8 V IL Input Current I 0 V < V < V −20 +20 µA IN IN DD SD Threshold High V 1.19 1.28 1.38 V SD_H V T = 25°C 1.21 1.28 1.35 V SD_H A SD Threshold Low V T = 25°C 0.95 1.0 1.05 V SD_L A SD Hysteresis V T = 25°C 240 280 320 mV SD_HYST A Internal Pull-Up/Pull-Down Current 6 µA OUTPUTS (OUTA, OUTB) Output Resistance, Unbiased VDD = PGND 80 kΩ Peak Source Current See Figure 20 4 A Peak Sink Current See Figure 20 −4 A SWITCHING TIME OUTA, OUTB Rise Time t C = 2.2 nF, see Figure 3 and Figure 4 10 25 ns RISE LOAD OUTA, OUTB Fall Time t C = 2.2 nF, see Figure 3 and Figure 4 10 25 ns FALL LOAD OUTA, OUTB Rising Propagation Delay t C = 2.2 nF, see Figure 3 and Figure 4 14 30 ns D1 LOAD OUTA, OUTB Falling Propagation Delay t C = 2.2 nF, see Figure 3 and Figure 4 22 35 ns D2 LOAD SD Propagation Delay Low t See Figure 2 32 45 ns dL_SD SD Propagation Delay High t See Figure 2 48 75 ns dH_SD Delay Matching Between Channels 2 ns OVERTEMPERATURE PROTECTION Overtemperature Warning Threshold T See Figure 6 120 135 150 °C W Overtemperature Shutdown Threshold T See Figure 6 150 165 180 °C SD Temperature Hysteresis for Shutdown T See Figure 6 30 °C HYS_SD Temperature Hysteresis for Warning T See Figure 6 10 °C HYS_W Overtemperature Warning Low V Open drain, −500 µA 0.4 V OTW_OL 1 All limits at temperature extremes guaranteed via correlation using standard statistical quality control (SQC) methods. Rev. A | Page 3 of 16 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuit Theory of Operation Input Drive Requirements (INA, AA, INB, AA, and SD) Low-Side Drivers (OUTA, OUTB) Shutdown (SD) Function Overtemperature Protections Supply Capacitor Selection PCB Layout Considerations Parallel Operation Thermal Considerations Design Example Outline Dimensions Ordering Guide