Datasheet OPA186 (Texas Instruments) - 7

link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8 link to page 8
OPA186 , OPA2186 , OPA4186 www.ti.com
SBOS968C – JUNE 2022 – REVISED JULY 2023
6.7 Electrical Characteristics
at TA = 25°C, VS = ±2.25 V to ±12 V, RL = 10 kΩ connected to VS / 2, VCM = VOUT = VS / 2 (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT OFFSET VOLTAGE
OPA186, OPA2186(1) ±1 ±10 VOS Input offset voltage μV OPA4186(1) ±6 ±40 OPA186, OPA2186 ±0.01 ±0.04 dVOS/dT Input offset voltage drift TA = –40℃ to +125℃(1) μV/°C OPA4186 ±0.025 ±0.1 Power-supply rejection OPA186, OPA2186 ±0.02 ±0.2 PSRR T μV/V ratio A = –40℃ to +125℃(1) OPA4186 ±0.08 ±0.4
INPUT BIAS CURRENT
±5 ±55 pA TA = –40℃ to +85℃(1) ±550 I T B Input bias current VS = ±12 V A = –40℃ to +125℃(1), ±4.8 OPA186, OPA2186 nA TA = –40℃ to +125℃(1), ±6.2 OPA4186 ±10 ±100 pA TA = –40℃ to +85℃(1) ±1 IOS Input offset current OPA186, OPA2186 ±1.25 nA TA = –40℃ to +125℃(1) OPA4186 ±3.8
NOISE
Input voltage noise f = 0.1 Hz to 10 Hz 125 nVRMS eN Input voltage noise density f = 1 kHz 40 nV/√Hz iN Input current noise f = 1 kHz 120 fA/√Hz
INPUT VOLTAGE
VCM Common-mode voltage (V–) – 0.2 (V+) + 0.2 V OPA2186 120 140 VS = ±2.25 V, OPA186 118 140 (V–) – 0.1 < VCM < (V+) + 0.1 V OPA4186 105 120 V OPA186, OPA2186 120 146 S = ±12 V, Common-mode rejection (V–) – 0.1 < VCM < (V+) + 0.1 V OPA4186 118 134 CMRR dB ratio VS = ±2.25 V, OPA186, OPA2186 106 120 (V–) – 0.1 < VCM < (V+) + 0.1 V, T OPA4186 100 114 A = –40℃ to +125℃(1) VS = ±12 V, OPA186, OPA2186 115 124 (V–) – 0.1 < VCM < (V+) + 0.1 V, T OPA4186 115 124 A = –40℃ to +125℃(1)
FREQUENCY RESPONSE
GBW Gain-bandwidth product 750 kHz SR Slew rate 1-V step, G = 1 0.35 V/μs tS Settling time To 0.1%, 1-V step, G = 1 7.5 μs Overload recovery time VIN × gain > VS 10 μs
INPUT CAPACITANCE
ZID Differential 100 || 5 MΩ || pF ZICM Common-mode 50 || 2.5 GΩ || pF
OPEN-LOOP VOLTAGE GAIN
V 123 148 S = ±12 V, RL = 10 kΩ, (V–) + 0.3 V < VO < (V+) – 0.3 V TA = –40℃ to +125℃(1) 123 146 AOL Open-loop voltage gain dB V 123 148 S = ±12 V, RL = 2 kΩ, (V–) + 0.65 V < VO < (V+) – 0.65 V TA = –40℃ to +125℃(1) 123 146 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: OPA186 OPA2186 OPA4186 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information: OPA186 6.5 Thermal Information: OPA2186 6.6 Thermal Information: OPA4186 6.7 Electrical Characteristics 6.8 Typical Characteristics 7 Detailed Description 7.1 Overview 7.2 Functional Block Diagram 7.3 Feature Description 7.3.1 Rail-to-Rail Inputs 7.3.2 Phase-Reversal Protection 7.3.3 Input Bias Current Clock Feedthrough 7.3.4 EMI Rejection 7.3.4.1 EMIRR +IN Test Configuration 7.3.5 Electrical Overstress 7.3.6 MUX-Friendly Inputs 7.4 Device Functional Modes 8 Application and Implementation 8.1 Application Information 8.1.1 Basic Noise Calculations 8.2 Typical Applications 8.2.1 High-Side Current Sensing 8.2.1.1 Design Requirements 8.2.1.2 Detailed Design Procedure 8.2.1.3 Application Curve 8.2.2 Bridge Amplifier 8.3 Power Supply Recommendations 8.4 Layout 8.4.1 Layout Guidelines 8.4.2 Layout Example 9 Device and Documentation Support 9.1 Device Support 9.1.1 Development Support 9.1.1.1 PSpice® for TI 9.1.1.2 TINA-TI™ Simulation Software (Free Download) 9.2 Documentation Support 9.2.1 Related Documentation 9.3 Receiving Notification of Documentation Updates 9.4 Support Resources 9.5 Trademarks 9.6 Electrostatic Discharge Caution 9.7 Glossary 10 Mechanical, Packaging, and Orderable Information