Datasheet Si5351 (Silicon Labs) - 3

link to page 5 link to page 10 link to page 12 link to page 13 link to page 14 link to page 15 link to page 15 link to page 15 link to page 16 link to page 18 link to page 18 link to page 20 link to page 20 link to page 20 link to page 21 link to page 21 link to page 22 link to page 23 link to page 23 link to page 23 link to page 23 link to page 23 link to page 23 link to page 23 link to page 24 link to page 24 link to page 25 link to page 25 link to page 26 link to page 27 link to page 28 link to page 29 link to page 30 link to page 30 link to page 32 link to page 34 link to page 36 link to page 38 link to page 38 link to page 38 link to page 39
S i 5 3 5 1 A / B / C - B TABLE OF C ONTENTS Section Page 1. Electrical Specifications . 5 2. Detailed Block Diagrams . 10 3. Functional Description . 12
3.1. Input Stage . 13 3.2. Synthesis Stages . 14 3.3. Output Stage . 15 3.4. Spread Spectrum . 15 3.5. Control Pins (OEB, SSEN) . 15
4. I2C Interface . 16 5. Configuring the Si5351 . 18
5.1. Writing a Custom Configuration to RAM . 18 5.2. Si5351 Application Examples . 20 5.3. Replacing Crystals and Crystal Oscillators . 20 5.4. Replacing Crystals, Crystal Oscillators, and VCXOs . 20 5.5. Replacing Crystals, Crystal Oscillators, and PLLs . 21 5.6. Applying a Reference Clock at XTAL Input . 21 5.7. HCSL Compatible Outputs . 22
6. Design Considerations . 23
6.1. Power Supply Decoupling/Filtering . 23 6.2. Power Supply Sequencing . 23 6.3. External Crystal . 23 6.4. External Crystal Load Capacitors . 23 6.5. Unused Pins . 23 6.6. Trace Characteristics . 23
7. Register Map Summary . 24 8. Register Descriptions . 24 9. Si5351 Pin Descriptions . 25
9.1. Si5351A 20-pin QFN . 25 9.2. Si5351B 20-Pin QFN . 26 9.3. Si5351C 20-Pin QFN . 27 9.4. Si5351A 10-Pin MSOP . 28
10. Ordering Information . 29 11. Package Outlines . 30
11.1. 20-pin QFN . 30
12. Land Pattern: 20-Pin QFN . 32
12.1. 10-Pin MSOP Package Outline . 34
13. Land Pattern: 10-Pin MSOP . 36 14. Top Marking . 38
14.1. 20-Pin QFN Top Marking . 38 14.2. Top Marking Explanation . 38 14.3. 10-Pin MSOP Top Marking . 39
Rev. 1.0 3
Document Outline 1. Electrical Specifications 2. Detailed Block Diagrams 3. Functional Description 3.1. Input Stage 3.1.1. Crystal Inputs (XA, XB) 3.1.2. External Clock Input (CLKIN) 3.1.3. Voltage Control Input (VC) 3.2. Synthesis Stages 3.3. Output Stage 3.4. Spread Spectrum 3.5. Control Pins (OEB, SSEN) 3.5.1. Output Enable (OEB) 3.5.2. Spread Spectrum Enable (SSEN)—Si5351A and Si5351B only 4. I2C Interface 5. Configuring the Si5351 5.1. Writing a Custom Configuration to RAM 5.2. Si5351 Application Examples 5.3. Replacing Crystals and Crystal Oscillators 5.4. Replacing Crystals, Crystal Oscillators, and VCXOs 5.5. Replacing Crystals, Crystal Oscillators, and PLLs 5.6. Applying a Reference Clock at XTAL Input 5.7. HCSL Compatible Outputs 6. Design Considerations 6.1. Power Supply Decoupling/Filtering 6.2. Power Supply Sequencing 6.3. External Crystal 6.4. External Crystal Load Capacitors 6.5. Unused Pins 6.6. Trace Characteristics 7. Register Map Summary 8. Register Descriptions 9. Si5351 Pin Descriptions 9.1. Si5351A 20-pin QFN 9.2. Si5351B 20-Pin QFN 9.3. Si5351C 20-Pin QFN 9.4. Si5351A 10-Pin MSOP 10. Ordering Information 11. Package Outlines 11.1. 20-pin QFN 12. Land Pattern: 20-Pin QFN 12.1. 10-Pin MSOP Package Outline 13. Land Pattern: 10-Pin MSOP 14. Top Marking 14.1. 20-Pin QFN Top Marking 14.2. Top Marking Explanation 14.3. 10-Pin MSOP Top Marking 14.4. Top Marking Explanation Document Change List