Datasheet Si5351 (Skyworks) - 6

link to page 4 link to page 5 link to page 8 link to page 14 link to page 15 link to page 16 link to page 17 link to page 17 link to page 17 link to page 17 link to page 18 link to page 20 link to page 20 link to page 22 link to page 22 link to page 22 link to page 23 link to page 23 link to page 24 link to page 25 link to page 25 link to page 25 link to page 25 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 27 link to page 27 link to page 28 link to page 29 link to page 30 link to page 31 link to page 32 link to page 33 link to page 34 link to page 35 link to page 35 link to page 36 link to page 37 link to page 39
Si5351A/B/C-B TABLE OF CONTENTS Section Page 1. Ordering Guide . .4 2. Technical Support Resources . .5 3. Electrical Specifications . .8 4. Functional Description . .14
4.1. Input Stage . .15 4.2. Synthesis Stages . .16 4.3. Output Stage . .17 4.4. Spread Spectrum . .17 4.5. Control Pins (OEB, SSEN) . .17 4.6. Status Pins (INTR) . .17
5. I 2C Interface . .18 6. Configuring the Si5351 . .20
6.1. Writing a Custom Configuration to RAM . .20 6.2. Si5351 Application Examples . .22 6.3. Replacing Crystals and Crystal Oscillators . .22 6.4. Replacing Crystals, Crystal Oscillators, and VCXOs . .22 6.5. Replacing Crystals, Crystal Oscillators, and PLLs . .23 6.6. Applying a Reference Clock at XTAL Input . .23 6.7. HCSL Compatible Outputs . .24
7. Design Considerations . .25
7.1. Power Supply Decoupling/Filtering . .25 7.2. Power Supply Sequencing . .25 7.3. External Crystal . .25 7.4. External Crystal Load Capacitors . .25 7.5. Unused Pins . .25 7.6. Trace Characteristics . .25
8. Register Map Summary . .26 9. Register Descriptions . .26 10. Si5351 Pin Descriptions . .27
10.1. Si5351A 20-pin QFN . .27 10.2. Si5351B 20-Pin QFN . .28 10.3. Si5351C 20-Pin QFN . .29 10.4. Si5351A 16-Pin QFN . .30 10.5. Si5351B 16-Pin QFN . .31 10.6. Si5351C 16-Pin QFN . .32 10.7. Si5351A 10-Pin MSOP . .33
11. Ordering Information . .34 12. Packaging . .35
12.1. 20-pin QFN Package Outline . .35 12.2. Land Pattern: 20-Pin QFN . .36 12.3. 16-Pin QFN Package Outline . .37 12.4. Land Pattern: 16-Pin QFN . .39 6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.3 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • August 27, 2021 Document Outline 1. Ordering Guide 2. Technical Support Resources 3. Electrical Specifications 4. Functional Description 4.1. Input Stage 4.1.1. Crystal Inputs (XA, XB) 4.1.2. External Clock Input (CLKIN) 4.1.3. Voltage Control Input (VC) 4.2. Synthesis Stages 4.3. Output Stage 4.4. Spread Spectrum 4.5. Control Pins (OEB, SSEN) 4.5.1. Output Enable (OEB) 4.5.2. Spread Spectrum Enable (SSEN)—Si5351A and Si5351B Only 4.6. Status Pins (INTR) 5. I2C Interface 6. Configuring the Si5351 6.1. Writing a Custom Configuration to RAM 6.2. Si5351 Application Examples 6.3. Replacing Crystals and Crystal Oscillators 6.4. Replacing Crystals, Crystal Oscillators, and VCXOs 6.5. Replacing Crystals, Crystal Oscillators, and PLLs 6.6. Applying a Reference Clock at XTAL Input 6.7. HCSL Compatible Outputs 7. Design Considerations 7.1. Power Supply Decoupling/Filtering 7.2. Power Supply Sequencing 7.3. External Crystal 7.4. External Crystal Load Capacitors 7.5. Unused Pins 7.6. Trace Characteristics 8. Register Map Summary 9. Register Descriptions 10. Si5351 Pin Descriptions 10.1. Si5351A 20-pin QFN 10.2. Si5351B 20-Pin QFN 10.3. Si5351C 20-Pin QFN 10.4. Si5351A 16-Pin QFN 10.5. Si5351B 16-Pin QFN 10.6. Si5351C 16-Pin QFN 10.7. Si5351A 10-Pin MSOP 11. Ordering Information 12. Packaging 12.1. 20-pin QFN Package Outline 12.2. Land Pattern: 20-Pin QFN 12.3. 16-Pin QFN Package Outline 12.4. Land Pattern: 16-Pin QFN 12.5. 10-Pin MSOP Package Outline 12.6. Land Pattern: 10-Pin MSOP 13. Top Marking 13.1. 20-Pin QFN Top Marking 13.2. Top Marking Explanation 13.3. 16-Pin QFN Top Marking 13.4. Top Marking Explanation 13.5. 10-Pin MSOP Top Marking 13.6. Top Marking Explanation Revision History