Datasheet 74HC4053, 74HCT4053 (NXP) - 8

link to page 8 link to page 8 link to page 8 link to page 8 link to page 8
NXP Semiconductors 74HC4053; 74HCT4053 Triple 2-channel analog multiplexer/demultiplexer Table 6. RON resistance per switch for 74HC4053 and 74HCT4053
…continued VI = VIH or VIL; for test circuit see Figure 9. Vis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input. Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output. For 74HC4053: V   CC GND or VCC VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4053: V   CC GND = 4.5 V and 5.5 V, VCC VEE = 2.0 V, 4.5 V, 6.0 V and 9.0 V.
Symbol Parameter Conditions Min Typ Max Unit
RON(rail) ON resistance (rail) Vis = VEE VCC = 2.0 V; VEE = 0 V; ISW = 100 A [1] - - - VCC = 4.5 V; VEE = 0 V; ISW = 1000 A - - 175 VCC = 6.0 V; VEE = 0 V; ISW = 1000 A - - 150 VCC = 4.5 V; VEE = 4.5 V; ISW = 1000 A - - 130 Vis = VCC VCC = 2.0 V; VEE = 0 V; ISW = 100 A [1] - - - VCC = 4.5 V; VEE = 0 V; ISW = 1000 A - - 200 VCC = 6.0 V; VEE = 0 V; ISW = 1000 A - - 175 VCC = 4.5 V; VEE = 4.5 V; ISW = 1000 A - - 150
Tamb =

40 C to +125 C
RON(peak) ON resistance (peak) Vis = VCC to VEE VCC = 2.0 V; VEE = 0 V; ISW = 100 A [1] - - - VCC = 4.5 V; VEE = 0 V; ISW = 1000 A - - 270 VCC = 6.0 V; VEE = 0 V; ISW = 1000 A - - 240 VCC = 4.5 V; VEE = 4.5 V; ISW = 1000 A - - 195 RON(rail) ON resistance (rail) Vis = VEE VCC = 2.0 V; VEE = 0 V; ISW = 100 A [1] - - - VCC = 4.5 V; VEE = 0 V; ISW = 1000 A - - 210 VCC = 6.0 V; VEE = 0 V; ISW = 1000 A - - 180 VCC = 4.5 V; VEE = 4.5 V; ISW = 1000 A - - 160 Vis = VCC VCC = 2.0 V; VEE = 0 V; ISW = 100 A [1] - - - VCC = 4.5 V; VEE = 0 V; ISW = 1000 A - - 240 VCC = 6.0 V; VEE = 0 V; ISW = 1000 A - - 210 VCC = 4.5 V; VEE = 4.5 V; ISW = 1000 A - - 180 [1] When supply voltages (V  CC VEE) near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals. 74HC_HCT4053 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet Rev. 9 — 10 February 2016 8 of 31
Document Outline 1. General description 2. Features and benefits 3. Applications 4. Ordering information 5. Functional diagram 6. Pinning information 6.1 Pinning 6.2 Pin description 7. Functional description 8. Limiting values 9. Recommended operating conditions 10. Static characteristics 11. Dynamic characteristics 11.1 Additional dynamic characteristics 12. Package outline 13. Abbreviations 14. Revision history 15. Legal information 15.1 Data sheet status 15.2 Definitions 15.3 Disclaimers 15.4 Trademarks 16. Contact information 17. Contents